Verification tools
Tool
Functional coverage designer
Describe a protocol specification — get SystemVerilog covergroups with cross coverage and a markdown coverage plan for review sign-off.
Coverage fields
| Signal / field | Width | Description | Bins (comma) |
|---|
Cross coverage
Hold Cmd/Ctrl to select multiple fields for each cross.
Generated output
Covergroup SystemVerilog and coverage plan markdown appear here.