DenseChip
Menu
Tools
Designer
Generate SystemVerilog coverage.
Pick two or more fields per cross.
Generated files will appear here
Fill in the form and generate to see the files.