RTL · SystemVerilog · UVM · Verification

Chip design, one idea at a time.

Timing diagrams, runnable code, real interview questions.

Start learningContinue learningTry a question

Edge-triggered flip-flop

Why this matters: Q follows D one clock later.

ff.svRunPASS

always_ff @(posedge clk) begin  if (!rst_n)    q <= '0;  else    q <= d;end

HardVerilog

Why can't a flip-flop sample D inside the hold window?

Show answer

Start with a course

Start hereStart Here: RTL and VerificationLearn the chip flow, then simulate, test and automate a small design.Start here · Beginner
RTL DesignDesign working RTL from gates to FSMs, timing, CDC and bus interfaces.Beginner
SystemVerilogWrite expressive RTL and testbenches with types, interfaces and SVA.Intermediate
Logic SynthesisTurn RTL into gates: set constraints and read QoR reports.Intermediate
Low-Power DesignCut power with UPF intent, isolation, retention and multi-voltage design.Advanced
UVM VerificationBuild reusable testbenches with agents, sequences and scoreboards.Intermediate
First Principles of Verification StrategyHow to know a chip works and when you have done enough.Intermediate
The Art of Hardware DebugA method to find any hardware bug, from failing test to hung chip.Intermediate

Then practise

New to chips? Start here.

Begin Start HereBrowse all courses