DenseChip
Menu
Tools
RTL · SystemVerilog · UVM · Verification
Timing diagrams, runnable code, real interview questions.
Free to start. Sign in to save your progress and notes.
Why this matters: Q follows D one clock later.
Lessons start from the timing diagram.
always_ff @(posedge clk) begin if (!rst_n) q <= '0; else q <= d;end
Why can't a flip-flop sample D inside the hold window?
Real question · Verilog · Easy
Short lessons with timing diagrams and runnable code.