RTL · SystemVerilog · UVM · Verification

Chip design, one idea at a time.

Timing diagrams, runnable code, real interview questions.

Free to start. Sign in to save your progress and notes.

Edge-triggered flip-flop

Why this matters: Q follows D one clock later.

Lessons start from the timing diagram.

ff.svRunPASS

always_ff @(posedge clk) begin  if (!rst_n)    q <= '0;  else    q <= d;end

HardVerilog

Why can't a flip-flop sample D inside the hold window?

Show answer

Real question · Verilog · Easy

How do you override a parameter during module instantiation?