Generator

UVM testbench generator

Generate a UVM agent, environment and test.

Interface

Interface nameClock signalReset signal

Reset active-lowActive agent (driver + sequencer)

Signals (direction = driven by driver)

Generated files will appear here

Fill in the form and generate to see the files.