CPU Design · All levels
Reading Path
Suggested learning paths by role.
By role
CPU architect: ISA -> front-end -> OoO -> speculation -> multicore scaling.
Performance engineer: metrics reference -> memory hierarchy -> debug playbooks.
RTL owner: execution units -> scheduling -> recovery -> physical implications.
Silicon bring-up owner: PMCs -> floorplan/power domains -> bring-up workflows.