DRAM & Memory Design · All levels

Patrol Scrub and RAS Policy: Expanded Case Study

Expanded Case Study for Patrol Scrub and RAS Policy.

Extended case study

System review: scrub interval coverage, latent fault dwell time, corrected-before-failure ratio regressed after a policy, mapping, timing, or calibration change tied to Patrol Scrub and RAS Policy.

Background

Previous release met targets under representative traffic. Regression now clusters in one traffic pattern or environmental corner.

Why this case is realistic

DRAM regressions usually surface as product symptoms rather than neat block failures: p99 latency spikes, bandwidth cliffs under mixed traffic, unstable training behavior, or reliability excursions that appear only in specific thermal and workload corners.

This case trains the full evidence chain for Patrol Scrub and RAS Policy: traffic shape, command trace, first failing transition, root-cause mechanism, owner, fix, and regression matrix.

Symptoms observed

  • scrub interval coverage, latent fault dwell time, corrected-before-failure ratio regression

  • tail latency growth under mixed-class contention

  • evidence mismatch between expected row policy and observed command stream

Investigation timeline

  1. Hour 0: freeze workload seed, firmware image, timing registers, and lab conditions

  2. Hour 1: isolate failing initiator class and traffic phase

  3. Hour 2: compare command/state trace against golden baseline

  4. Hour 3: run targeted toggles for mapping, policy, or margin hypotheses

  5. Hour 4: assign root cause to controller policy, PHY margin, or integration behavior

  6. Hour 5: apply bounded fix with rollback criteria

  7. Hour 6: execute full latency-bandwidth-reliability regression matrix

Root cause

Root cause traced to Patrol Scrub and RAS Policy: Patrol scrub proactively reads and rewrites DRAM lines so single-bit faults are corrected before accumulating into multi-bit uncorrectable events; RAS policy balances scrub aggressiveness against bandwidth and power overhead.

Fix and validation

  • Apply owner-specific policy, firmware, or timing change

  • Re-run scrub scheduler log, CE aging report, patrol coverage audit

  • Validate performance, stability, and RAS impact across target corners

Lessons learned

  • Tail-latency evidence must gate signoff, not average throughput alone

  • Cross-layer correlation beats single-counter narratives

  • Temporary waivers require bounded risk and revisit triggers

diagram
CASE STUDY - Patrol Scrub and RAS Policy
latency / bandwidth / error rate before-after

Case trend

diagram
BEFORE / AFTER GRAPH - Patrol Scrub and RAS Policy

metric quality
  ^
  |                       o target band
  |                o post-fix sweep
  |           o
  |      o baseline (failing)
  +----------------------------------------------> iteration
      evidence capture   fix applied   closure run

Use this view to prove improvement is causal, not accidental.

DRAM deep dive

Reliability closure combines ECC policy, scrub cadence, and disturbance mitigation like row-hammer controls.

Concept diagram

diagram
RELIABILITY LOOP

error detect -> ECC correct/report -> scrub/retire policy -> monitor recurrence

Metric graph

diagram
ERROR MANAGEMENT TREND

correctable events    ███████
silent-data-risk      ██
unrecoverable events  █

Reports and artifacts

  • correctable/uncorrectable error trend

  • scrub interval effectiveness report

  • row-hammer monitor log

  • fault-injection coverage summary

Mini case study

Relaxed scrub interval improved bandwidth in test but allowed burst correctables to cluster into service-visible latency spikes.

Debug branches

  • Segment ECC events by bank, rank, and temperature

  • Tune scrub cadence with workload-aware idle windows

  • Verify row-hammer mitigation using adversarial patterns

Senior review question

Ask: which latency, bandwidth, and reliability evidence proves this DRAM topic is closed under real traffic?

Key takeaways

  • Always tie controller and PHY counter shifts to application latency and throughput outcomes.

  • Lock firmware timing profile, thermal condition, and DIMM state before comparing DRAM captures.

Common pitfalls

  • Chasing peak bandwidth while ignoring p99 latency and fairness tails.

  • Changing timing guardbands without separating SI noise from scheduling issues.

  • Declaring closure without reliability gates, fault injection, and regression replay.

Principal DRAM review addendum

Patrol Scrub and RAS Policy should be read as an end-to-end memory behavior, not as a single block definition. A production DRAM subsystem reflects interactions between array physics, command legality, scheduler policy, PHY margin, and reliability controls before software experiences final latency or bandwidth.

Patrol scrub proactively reads and rewrites DRAM lines so single-bit faults are corrected before accumulating into multi-bit uncorrectable events; RAS policy balances scrub aggressiveness against bandwidth and power overhead. DRAM inefficiency is multiplicative: one extra ACTIVATE, one unnecessary turnaround, one weak lane margin, or one refresh collision repeated across billions of accesses can dominate product tail latency and power.

Use scrub interval coverage, latent fault dwell time, corrected-before-failure ratio as the opening signal, not the conclusion. A metric move only becomes actionable when paired with workload context, command traces, training telemetry, and evidence artifacts such as scrub scheduler log, CE aging report, patrol coverage audit.

Reliability closure requires combining ECC telemetry, disturb mitigation, and thermal policy into one operating contract. Senior review quality comes from proving a complete chain: request pattern -> memory-state transition -> bottleneck mechanism -> smallest owner fix -> regression-safe validation.

Review discipline should enforce a single causal chain: traffic pattern -> command-level behavior -> array/PHY effect -> measured product impact. That chain prevents tuning folklore from replacing evidence.