Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Low-Power Metrics Reference
  • Low-Power Glossary
  • Reading Path
  • Power Intent Fundamentals61
  • Isolation & Retention61
  • Level Shifters & Power Switches61
  • UPF Implementation Flow61
  • Low Power Verification61
  • PD & Power Grid Integration61
  • Low Power Interview Prep4
  • Low Power / UPF Cheatsheet
Loading lesson

‹Low-Power Design
  1. Topics
  2. Low-Power Design
  3. Low-Power Glossary

Low Power / UPF · All levels

Low-Power Glossary

Shared vocabulary for UPF, power states, and low-power signoff.

Terms to use precisely

  • Power domain: logic partition with independent power policy.

  • Supply set: grouped supply nets associated with a domain role.

  • PST: legal power-state combinations and transitions.

  • Isolation: clamping crossing outputs from inactive domains.

  • Retention: preserving selected state through collapse.

  • AON: always-on logic/rails required for power management.

  • Inrush current: transient current surge during power-up.

Previous

3 / 375

Next: Reading Path

Up next

Up nextReading Path

Sign in to save progress

Practice this lessonReport an error

See also

  • How to Use This Course
  • Power Intent Fundamentals
  • Isolation & Retention