SoC Integration · All levels

SoC Integration Cheatsheet

Dense reference for top-level integration closure and interview responses.

Debug order

diagram

BASELINE -> BOUNDARY -> OWNER -> METRIC -> ARTIFACT -> FIX -> REGRESSION

Hierarchy: budgets + ownership + milestone contracts
Clock/reset: domain sequencing + mode assumptions
Fabric: NoC/AXI ordering + contention tails
Memory/IO: map stability + interrupt + HW/SW defaults
IP handoff: collateral quality + manifest locking
Package: SI/PI + bump + lane assumptions
Signoff: dashboard + manifest + waiver governance

Questions before proposing a fix

Is baseline manifest frozen and agreed?
Which boundary failed first?
Who owns that boundary?
Which artifact proves root cause?
What is the smallest reversible fix?
What full regression protects against recurrence?

Practice this lesson