Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • Start Here6
  • SystemVerilog Language Foundations28
  • Object-Oriented SystemVerilog for Verification30
  • Constraint Randomization — Interview-Critical Deep Dive36
  • SystemVerilog Assertions — Interview-Critical Deep Dive40
  • Functional Coverage in SystemVerilog22
  • Testbench Architecture in SystemVerilog23
  • Advanced Language & Integration25
  • Senior & Interview Preparation21
    • Senior Debug Playbook
    • Reviewing Verification Code
    • Verification Strategy: Spec to Sign-Off
      • Spec to Verification Plan
      • Choosing the Methodology Mix
      • Milestones and Progress Metrics
      • Risk, Schedule, and Sign-Off
    • SystemVerilog Interview Q&A Bank
    • Capstone: Verify a Parameterized FIFO
  • Principal-Level Verification28
Loading lesson

‹Verification Strategy: Spec to Sign-Off
  1. Topics
  2. SystemVerilog
  3. Senior & Interview Preparation
  4. Verification Strategy: Spec to Sign-Off
  5. Risk, Schedule, and Sign-Off

Part 8 · Senior & Interview Prep · Intermediate

Risk, Schedule, and Sign-Off

Handle spec changes, capacity, descoping, escalation, and the sign-off evidence bundle.

On this page

    Plan for the risks that always happen

    Schedules rarely die from coding speed. They die from late spec changes, broken third-party IP, and regression compute running out exactly when closure needs it. All three strike nearly every project, so the plan covers them from day one.

    Diagram
    THE USUAL SUSPECTS
    
      Risk                  │ Typical timing     │ Mitigation planned up front
      ──────────────────────┼────────────────────┼────────────────────────────
      Late spec change      │ 60-80% through     │ change-impact process:
                            │ schedule           │ plan rows tagged by feature
                            │                    │ → re-open affected rows only
      3rd-party IP broken   │ at integration     │ IP acceptance smoke suite
                            │                    │ BEFORE depending on it
      Regression capacity   │ closure phase      │ measure seeds/night early;
      shortage              │ (when demand 10x)  │ book compute at planning
      Key engineer pulled   │ anytime            │ owner column + docs, no
                            │                    │ single-owner critical paths
      RTL freeze slips      │ end                │ coverage results time-tagged
                            │                    │ vs RTL version — stale
                            │                    │ closure is re-run, not argued

    Spec changes get an impact drill, not archaeology. Tagging each plan row with its spec section at writing time keeps the drill a query.

    1. Grep the plan for the changed sections and revert those rows from closed to open.

    2. Re-estimate constraints, bins, assertions, and scoreboard model updates.

    3. Report the cost in the same review that approves the spec change, not two weeks later.

    Do the capacity arithmetic early

    Coverage closure is a compute problem: merged coverage grows with seeds times nights, and demand peaks when every project hits closure together. Measure the seeds-per-night burn rate early and book compute at planning time.

    Diagram
    CAPACITY ARITHMETIC (example)
    
      regression: 400 tests × 3 avg seeds  = 1200 sims/night wanted
      sim runtime: avg 25 min  → 1200 × 25 = 500 cpu-hours/night
      available: 15 licenses × 12h window  = 180 cpu-hours/night  → 2.8x short
    
      levers, in order of preference:
      1. cut sim waste     — profile slowest 5% of tests; cap runaway tests
      2. rank tests        — coverage-per-cpu-hour; drop redundant ones nightly,
                             full sweep weekly
      3. stagger           — smoke per-checkin, full nightly, soak weekend
      4. buy/borrow        — escalate WITH this arithmetic, not with vibes

    Descope in writing, never by silence

    When the schedule cannot fit the plan, something gives. Done well, descoping is an explicit risk-ranked decision with a waiver. Done badly, it is silent test deletion found after tape-out.

    • Candidates: low-risk features such as pass-through paths, well-proven reused IP, redundant crosses, and long-tail performance scenarios.

    • Never candidates: anything clock, reset, or power related, features with open bugs, or new logic of any perceived simplicity.

    • Each waiver records what stays unverified, why the risk is acceptable, who approved it, and the silicon-debug plan if it bites.

    • The waiver list is presented at sign-off review. Descoping is a project decision, not a team secret.

    Warning

    Cutting reset, CDC, or power verification under schedule pressure trades cheap simulation for the silicon bugs that end careers. Offer a lower-risk cut of equal schedule value instead.

    Sign off with evidence

    Done is evidence, not a feeling. Five items together make the sign-off case; any single metric alone is gameable.

    1. Every verification-plan row is closed or explicitly waived.

    2. Merged functional coverage meets goal, and every hole carries a written disposition.

    3. Code coverage holes are reviewed.

    4. The bug rate has converged: consecutive weeks of full-volume regression with no new priority bug.

    5. All open bugs are dispositioned.

    Risk travels upward in decision-grade form: status, root cause, cost, risk if ignored, and a concrete ask. Bad news reported early builds the credibility that buys schedule and compute later.

    Diagram
    RISK ESCALATION — A FORMAT THAT WORKS
    
      BAD:  “Coverage is at 74% and the arbiter is concerning.”
    
      GOOD: “Arbiter fairness coverage is 40% and flat for 2 weeks.
             Root cause: random stimulus cannot create 4-master
             contention; needs a directed scenario layer.
             Cost: ~1 engineer-week.
             If we skip it: starvation bugs of the class that caused
             chip X's field recall stay unverified.
             Ask: keep RK on arbiter 1 more week, slip reg-model
             closure (low risk, reused IP) by the same week.”
    
      status + root cause + cost + risk-if-ignored + a concrete ask

    Common pitfall

    Accepting third-party IP without an acceptance smoke suite invites integration surprises. Declaring closure on coverage collected against last month's RTL confuses stale data with proof. Sitting on bad news slips the schedule anyway, without the credibility.

    Interview

    “Four weeks left and you cannot finish everything. How do you prioritize?”

    • Protect the never-cut list: reset, crossings, power sequencing, and any feature with an open bug.

    • Rank the rest by bug likelihood times silicon cost and cut from the bottom, with each cut a written waiver.

    • Push back with data when asked to cut the never-cut list, and offer an equal-value lower-risk cut instead.

    Check yourself The manager says to cut reset testing to hold the date. What is the response?

    Push back with data: reset bugs rank among top respin causes while reset verification is cheap. Offer an equal-schedule lower-risk cut, and if overruled, record the waiver in writing with the risk spelled out.

    Check yourself A late spec change touches one interface. Which plan rows reopen?

    Only the rows tagged with that spec section. Tagging at writing time turns impact analysis into a query instead of a dig.

    Check yourself Coverage is collected against last month's RTL and the design has since changed. Can it support sign-off?

    No. Results are time-tagged against the RTL version, and stale closure is re-run, not argued.

    Related topics

    • Milestones and Progress Metrics

    • Capstone step 1: Spec Analysis and Verification Plan

    Previous

    222 / 259

    Next: SystemVerilog Interview Q&A Bank

    Up next

    Up nextSystemVerilog Interview Q&A Bank

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Spec to Verification Plan
    • Choosing the Methodology Mix