DenseChip

AI for VLSI · All levels

Dataflow Mapping Strategies: Comparison Matrix

Comparison Matrix for Dataflow Mapping Strategies.

Comparison matrix

Array/dataflow/memory strategies trade utilization, bandwidth stress, and complexity.

diagram
+------------------+----------------+----------------+----------------+
| Approach         | Strength       | Weakness       | Best when      |
+------------------+----------------+----------------+----------------+
| weight-stat      | weight reuse   | output spill risk | conv-heavy models |
| output-stat      | psum locality  | input traffic  | accumulate-heavy kernels |
| row-stat         | balanced reuse | mapping complexity | mixed workloads |
| hybrid           | best average   | compiler complexity | mature toolchain |
+------------------+----------------+----------------+----------------+

When to choose each approach

  • Choose approach by risk tolerance, owner bandwidth, and release phase.

Interview traps

  • Selecting architecture by hype metrics only

  • No clear fallback on regression

Evidence comparison

diagram
AI-VLSI EVIDENCE MATRIX — Dataflow Mapping Strategies

+----------------------+-------------------------------+-------------------------------+--------------------------+
| Evidence             | Tells you                     | Does not prove                | Next action              |
+----------------------+-------------------------------+-------------------------------+--------------------------+
| model metric report  | offline quality trend         | deployment stability          | run shadow rollout       |
| profile trace        | latency + bandwidth behavior  | model generalization quality  | audit dataset coverage   |
| calibration curve    | confidence reliability        | hardware compatibility        | validate runtime kernels |
| signoff correlation  | EDA/silicon decision utility  | future distribution drift     | monitor live drift       |
| owner checklist      | accountability status         | technical correctness         | verify artifacts         |
+----------------------+-------------------------------+-------------------------------+--------------------------+

AI-VLSI deep dive

Dataflow and memory hierarchy choices dominate practical accelerator performance.

Concept diagram

diagram
ACCELERATOR STACK

MAC array -> dataflow map -> SRAM hierarchy -> NoC/DRAM

Metric graph

diagram
BOTTLENECK MIX

array underutilization ████
SRAM pressure          ███████
NoC/DRAM congestion    ██████

Reports and artifacts

  • array utilization

  • reuse factor report

  • buffer hit analysis

  • NoC/DRAM bottleneck trace

Mini case study

A dataflow change improved reuse but exposed NoC congestion, requiring route-policy updates.

Debug branches

  • Map reuse factors

  • Inspect memory stall sources

  • Profile NoC arbitration

Senior review question

Ask: what evidence connects this ML claim to a concrete VLSI workflow decision and owner signoff?

Key takeaways

  • Every AI claim should map to a measurable engineering outcome.

  • Validate both model quality and hardware/runtime feasibility before adoption.

Common pitfalls

  • Optimizing benchmark metrics that do not correlate with signoff goals.

  • Ignoring data drift and calibration after deployment.

  • Shipping ML workflows without clear rollback ownership.

Execution drill pack 1

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 1

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 2

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 2

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 3

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 3

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 4

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 4

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 5

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 5

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 6

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 6

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 7

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 7

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 8

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 8

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 9

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 9

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 10

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 10

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 11

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 11

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 12

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 12

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Execution drill pack 13

Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix: metric framing, mechanism proof, hardware implications, and release safety.

Evidence checklist

  • Metric context includes workload, dataset slice, and revision tags.

  • Mechanism explanation links model behavior to observed outcome.

  • Hardware/runtime feasibility is profiled, not assumed.

  • Owner and rollback path are documented before rollout.

Review prompts

  1. Which decision will this model output influence?

  2. What is the first failing layer when metric regresses?

  3. Which owner applies the smallest reversible fix?

  4. What validation matrix is required before deployment?

Evidence capsule

diagram
AI-VLSI EVIDENCE CAPSULE 13

PATH: ai-vlsi/accelerator-architecture/dataflow-mapping-strategies/comparison-matrix
WORKLOAD SLICE: <name>
PRIMARY METRIC: <value/trend>
FIRST FAILING LAYER: <data/model/runtime/hardware>
OWNER: <name>
PRIMARY ARTIFACT: <report/profile/dashboard>
DECISION: <ship / rollback / escalate>

Principal AI-VLSI review addendum

Weight-stationary, output-stationary, and row-stationary mappings trade local reuse against bandwidth and scheduling complexity.

Metric: weight/input/output reuse factor, buffer hit rate, and latency

Practice this lesson