Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • AI-VLSI Metrics Reference
  • AI-VLSI Glossary
  • Reading Path
  • ML Math Foundations61
  • Neural Networks Basics61
  • Training Data Pipeline61
  • AI Compute Hardware61
    • CPU, GPU, TPU, NPU Landscape
    • Memory Bandwidth & Roofline
      • Memory Bandwidth & Roofline: Mechanism
      • Memory Bandwidth & Roofline: Inputs & Outputs
      • Memory Bandwidth & Roofline: Reports & Metrics
      • Memory Bandwidth & Roofline: Debug Playbook
      • Memory Bandwidth & Roofline: Worked Example
      • Memory Bandwidth & Roofline: Pitfalls & Red Flags
      • Memory Bandwidth & Roofline: Interview Drills
      • Memory Bandwidth & Roofline: Review Checklist
      • Memory Bandwidth & Roofline: Theory Deep Dive
      • Memory Bandwidth & Roofline: Design Space
      • Memory Bandwidth & Roofline: Expanded Case Study
      • Memory Bandwidth & Roofline: Step-by-Step Walkthrough
      • Memory Bandwidth & Roofline: Comparison Matrix
      • Memory Bandwidth & Roofline: Software / Programmer View
      • Memory Bandwidth & Roofline: Silicon PPA Impact
    • Precision & Quantization
    • Inference vs Training Silicon
    • AI Compute Hardware: Tricky Q&A
  • Accelerator Architecture61
  • AI in VLSI Workflows61
  • Edge Deployment & MLOps61
  • AI-VLSI Interview Prep4
  • AI Basics for VLSI Engineers Cheatsheet
Loading lesson

‹Memory Bandwidth & Roofline
  1. Topics
  2. AI for VLSI
  3. AI Compute Hardware
  4. Memory Bandwidth & Roofline
  5. Memory Bandwidth & Roofline: Worked Example

AI for VLSI · All levels

Memory Bandwidth & Roofline: Worked Example

Worked Example for Memory Bandwidth & Roofline.

On this page

    Worked example

    Worked Example for Memory Bandwidth & Roofline focuses on operational intensity, achieved TOPS, and bandwidth utilization. The goal is to connect model behavior to hardware-aware decisions and operational risk.

    A release check flags operational intensity, achieved TOPS, and bandwidth utilization. Correct triage freezes revision tags, identifies failing layer, and validates one bounded fix before broad rollout.

    System sketch under review

    Diagram
    AI-VLSI FLOW — Memory Bandwidth & Roofline
    
    problem framing
          |
          v
    data + model definition
          |
          v
    training / optimization
          |
          v
    compute-hardware mapping
          |
          v
    deployment + validation
    
    Primary metric: operational intensity, achieved TOPS, and bandwidth utilization

    Roofline interpretation

    Diagram
    ROOFLINE
    
    performance
       ^
       |      compute ceiling
       |     /
       |    /
       |---/---------------- memory ceiling
       +--------------------> operational intensity
    
    Low intensity kernels are bandwidth-bound.
    1. Capture failing workload and baseline comparator.

    2. Record data/model/runtime/hardware revision tags.

    3. Compare expected vs observed behavior on one focused slice.

    4. Collect roofline plot, kernel profile report, and memory traffic breakdown.

    5. Apply one reversible fix and define rollback before rollout.

    Did the fix hold?

    Diagram
    BEFORE / AFTER — Memory Bandwidth & Roofline
    
    metric quality
      ^
      |                        o target region
      |                 o post-fix + regression
      |            o
      |      o baseline failing run
      +-----------------------------------------> iteration
          evidence audit   fix    full validation

    AI-VLSI deep dive

    Throughput claims are meaningless without roofline and bandwidth context.

    Concept diagram

    Diagram
    COMPUTE ANALYSIS
    
    workload profile -> roofline -> precision policy -> target silicon

    Metric graph

    Diagram
    EFFICIENCY DRIVERS
    
    compute utilization    ██████
    memory utilization     █████████
    precision efficiency   ███████

    Reports and artifacts

    • platform benchmark matrix

    • roofline chart

    • precision sweep

    • latency/power dashboard

    Mini case study

    Kernel optimization shifted from compute tuning to memory tiling after roofline analysis.

    Debug branches

    • Classify compute vs memory bound

    • Compare precision tiers

    • Align platform to SLA

    Senior review question

    Ask: what evidence connects this ML claim to a concrete VLSI workflow decision and owner signoff?

    Key takeaways

    • Every AI claim should map to a measurable engineering outcome.

    • Validate both model quality and hardware/runtime feasibility before adoption.

    Common pitfalls

    • Optimizing benchmark metrics that do not correlate with signoff goals.

    • Ignoring data drift and calibration after deployment.

    • Shipping ML workflows without clear rollback ownership.

    Execution drill pack 1

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 1
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 2

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 2
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 3

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 3
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 4

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 4
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 5

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 5
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 6

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 6
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 7

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 7
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 8

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 8
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 9

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 9
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 10

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 10
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 11

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 11
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 12

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 12
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Execution drill pack 13

    Use this pack to rehearse AI-for-VLSI decision making on ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example: metric framing, mechanism proof, hardware implications, and release safety.

    Evidence checklist

    • Metric context includes workload, dataset slice, and revision tags.

    • Mechanism explanation links model behavior to observed outcome.

    • Hardware/runtime feasibility is profiled, not assumed.

    • Owner and rollback path are documented before rollout.

    Review prompts

    1. Which decision will this model output influence?

    2. What is the first failing layer when metric regresses?

    3. Which owner applies the smallest reversible fix?

    4. What validation matrix is required before deployment?

    Evidence capsule

    Diagram
    AI-VLSI EVIDENCE CAPSULE 13
    
    PATH: ai-vlsi/ai-compute-hardware/memory-bandwidth-and-roofline/worked-example
    WORKLOAD SLICE: <name>
    PRIMARY METRIC: <value/trend>
    FIRST FAILING LAYER: <data/model/runtime/hardware>
    OWNER: <name>
    PRIMARY ARTIFACT: <report/profile/dashboard>
    DECISION: <ship / rollback / escalate>

    Principal AI-VLSI review addendum

    Roofline analysis links arithmetic intensity to memory bandwidth limits, exposing whether kernels are compute-bound or memory-bound.

    Metric: operational intensity, achieved TOPS, and bandwidth utilization

    This content block can't be displayed here.

    Block type: unknown

    This content block can't be displayed here.

    Block type: unknown

    This content block can't be displayed here.

    Block type: unknown

    Previous

    207 / 436

    Next: Memory Bandwidth & Roofline: Pitfalls & Red Flags

    Up next

    Up nextMemory Bandwidth & Roofline: Pitfalls & Red Flags

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Memory Bandwidth & Roofline: Mechanism
    • Memory Bandwidth & Roofline: Inputs & Outputs
    • Memory Bandwidth & Roofline: Reports & Metrics