Hardware / software view

Software-visible IO behavior depends on package-coherent assumptions.

What firmware teams feel

• Boot instability

• Contract drift after minor RTL change

Contract impact

• Register defaults

• interrupt behavior

• clock/reset assumptions

Build and integration notes

• Synth/PD assumptions can invalidate software expectations

Mitigations

• Versioned contracts

• joint hw/sw readiness reviews

HW/SW CONTRACT — Bump Map & Escape Planning
// firmware init order must match reset/clock release assumptions

Layer software touches

SOC INTEGRATION LAYERS — Bump Map & Escape Planning

layer               owns                          failure mode
-----------------   ---------------------------   ------------------------
architecture        partition + contracts         impossible budgets
ip handoff          models + collateral           integration mismatch
fabric/clock/reset  global behavior               domain deadlock
physical/package    route + SI/PI + IO            late closure churn
signoff process     manifests + waivers           non-reproducible claims
program governance  owners + escalations          schedule collapse

SoC deep dive

Package assumptions must be treated as first-class chip constraints.

Concept diagram

PACKAGE CO-DESIGN
die io <-> package routing <-> board constraints

Metric graph

PACKAGE RISK MIX
SI margin █████
power integrity ████
lane mapping ███

Reports and artifacts

• bump map revision log

• SI/PI margin report

• IO co-design checklist

• package bring-up failures

Mini case study

Link degradation on product board came from package routing assumptions not reflected in pre-silicon model.

Debug branches

• Compare package model versions

• Audit lane mapping

• Correlate SI/PI margins to failures

Senior review question

Ask: what baseline, owner, and artifact prove this topic is truly closed?

Key takeaways

• State baseline manifest and owner with every closure metric.

• Run cross-domain regression after every top-level fix.

Common pitfalls

• Comparing results across different manifests.

• Unowned issues slipping through review cycles.

• Waiving risks without expiry and validation plan.

Principal SoC review addendum

Bump maps and escape strategy determine routability, IR quality, and package feasibility before final pad-ring freeze.

Metric: bump congestion, reroute churn, escape DRC violations