Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • Start Here6
  • SystemVerilog Language Foundations28
  • Object-Oriented SystemVerilog for Verification30
  • Constraint Randomization — Interview-Critical Deep Dive36
  • SystemVerilog Assertions — Interview-Critical Deep Dive40
  • Functional Coverage in SystemVerilog22
  • Testbench Architecture in SystemVerilog23
  • Advanced Language & Integration25
    • DPI-C: Calling C from SystemVerilog
    • bind: Attaching Verification to RTL
    • Macros, Defines & Compilation
    • Plusargs, Files & Runtime Configuration
      • $test$plusargs & $value$plusargs
      • File I/O
      • Config Architecture: Files vs Plusargs vs Objects
      • Wave Dumping & Runtime Control
    • Simulation Performance & TB Memory
    • RTL/TB Boundaries, Races & Timing
  • Senior & Interview Preparation21
  • Principal-Level Verification28
Loading lesson

‹Advanced Language & Integration
  1. Topics
  2. SystemVerilog
  3. Advanced Language & Integration
  4. Plusargs, Files & Runtime Configuration

Part 7 · Advanced & Integration · Intermediate

Plusargs, Files & Runtime Configuration

One image, many runs: plusargs, files, config objects, memory images and wave control.

  • 4topics
  • 4lessons

One compiled image serves a whole regression. Plusargs select the test and tune its knobs, files carry stimulus and images in and logs and dumps out, and wave controls decide what gets recorded.

Diagram
TOPIC MAP — THE RUNTIME BOUNDARY

  build once                         run many times
  ──────────                         ──────────────
  compile + elaborate ──► simv ◄── +TESTNAME=smoke +VERBOSITY=HIGH
                            │  ◄── +PRELOAD=image.hex +WIN_START=9000000
                            │
            ┌───────────────┼────────────────┐
            │               │                │
            ▼               ▼                ▼
        plusargs        file I/O         wave control
        (lesson 1)      (lesson 2)       (lesson 4)
            │               │
            ▼               ▼
        config object   memory preload
        architecture    and dump compare
        (lesson 3)      (in lesson 2)

Lesson

You will build…

Plusarg parsing

Existence vs value knobs, defaults and one registry.

File I/O and memory images

Logs, line parsing, preload images and golden compares.

Config architecture

Three layers, precedence and the central resolve function.

Waves and runtime control

Dump windows, exit discipline and verbosity knobs.

Check yourself A regression needs 500 transactions with waves off, then a rerun with waves around a failure. Which knobs change between the runs?

Only the wave knobs change: add +WAVES with a start and stop around the failure time. The test name, transaction count and seed stay identical, so the failure reproduces inside the window.

Interview

“How do you configure one image for a thousand tests without recompiling?” A strong answer names plusargs for knobs, files for data, one central parse with a printed banner, and plusarg-gated dumps for debug.

PreviousNext: $test$plusargs & $value$plusargs

Up next

Up next$test$plusargs & $value$plusargs

Sign in to save progress

Practice this lessonReport an error

See also

  • DPI-C: Calling C from SystemVerilog
  • bind: Attaching Verification to RTL
  • Macros, Defines & Compilation