Inputs and outputs contract

Inputs & Outputs for Scenario: PLL Jitter Escalation focuses on timing margin loss from jitter, lock instability incidence, closure confidence. The goal is to connect observed symptom to boundary mechanism, ownership, and signoff risk.

Treat these inputs and outputs as signed interface guarantees. Ambiguity here creates the most expensive integration bugs.

INPUTS
  - AMS handoff contract and spec revision
  - mode definitions (power/clock/reset/traffic)
  - wrapper and boundary-cell assumptions
  - physical constraints: keepouts, guard, package limits

OUTPUTS
  - mode-tagged metric report
  - owner-signed debug or closure note
  - waiver manifest with expiry and controls
  - release recommendation

Boundary sequence

AMS BOUNDARY SEQUENCE — Scenario: PLL Jitter Escalation

analog macro -> wrapper / boundary cell -> synchronizer or sampler -> digital consumer
      |                 |                         |                     |
  analog assumptions    legal voltage/state       clock/reset contract   protocol/data validity

metric under watch: timing margin loss from jitter, lock instability incidence, closure confidence

Ownership map

OWNERSHIP MAP — Scenario: PLL Jitter Escalation

artifact                  owner
----------------------    -----------------------------
integration artifact    clock owner
implementation artifact STA lead
signoff artifact        bring-up owner

Every boundary issue needs a named owner before fixes start.

AMS deep dive

Senior interview answers must show mechanism, ownership, and regression discipline.

Concept diagram

INTERVIEW LADDER

symptom -> mechanism -> evidence -> owner -> bounded fix -> regression

Metric graph

ANSWER QUALITY

mechanism depth ██████
evidence usage  █████
ownership clarity ████

Reports and artifacts

• mock interview rubric

• scenario response score

• evidence completeness

• regression-plan quality

Mini case study

Candidate fixed the symptom but failed to define a regression matrix and ownership map.

Debug branches

• Name first failing boundary

• State one proving artifact

• Propose one bounded reversible fix

Senior review question

Ask: what boundary condition proves this topic is actually closed?

Key takeaways

• State boundary, mode, and evidence tag with every claim.

• Always align analog, digital, and physical owners before signoff decisions.

Common pitfalls

• Fixing averages while tails still fail.

• Skipping package/supply evidence in jitter or SerDes issues.

• Shipping with waivers that lack owner and expiration criteria.

Principal AMS review addendum

PLL jitter excursions propagate into setup/hold uncertainty and link BER; root-cause isolation requires separating PLL loop behavior from supply/package contributors.

Metric: timing margin loss from jitter, lock instability incidence, closure confidence