Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • Cache Coherency Glossary
  • The Shared Course Model
  • Cache Coherency Revision Sheet
  • Why Coherence Exists8
    • Caches and Shared Data
      • Caches, Lines and Write-Back
      • Two Cores Disagree
      • What Coherence Promises
      • The Course Model in Action
    • Permissions and Values
  • States and Protocols12
  • Transactions12
  • Races and Controller Design8
  • Progress and the Fabric16
  • Ordering and Synchronization12
  • Performance and Scalability12
  • Real Protocols12
  • SoC Integration12
  • Power, Clocking and Reliability12
  • Verification12
  • Debug and Bring-up12
  • Interview and Design Review17
  • Capstone: A Coherent Model Lab5
Loading lesson

‹Why Coherence Exists
  1. Topics
  2. Cache Coherency
  3. Why Coherence Exists
  4. Caches and Shared Data

Part 1 · Why Coherence Exists · All levels

Caches and Shared Data

Why private write-back caches need a shared permission and value contract, introduced through two short transactions.

  • 4topics
  • 4lessons

Two private caches make nearby reads cheap, but they also create several places where the same address can live. This topic explains what must agree, what may differ, and how a home node coordinates permission. Start with one location X inside a 64-byte line and follow its value rather than memorising protocol initials.

Lesson

After it you can...

Caches, Lines and Write-Back

Explain why a local store can leave memory behind.

Two Cores Disagree

Watch two copies drift apart, then separate harmless old bits from a usable stale copy.

What Coherence Promises

Check permissions and values independently.

The Course Model in Action

Match six messages to the exact permission handoff.

Suggested order: read top to bottom. The first trace uses MESI's clean exclusive state; the final trace deliberately uses MSI's shared read permission. Each names its protocol so the two choices are never mixed. Keep the Course Model beside the snapshots.

Check yourself If memory contains 0 and one cache contains 1, have you already proved a coherence bug?

No. A write-back cache may hold the only current value with exclusive permission. You must check which copies are usable, who may write, and how later requests obtain that value.

Related topics

  • Up: Why Coherence Exists

  • Course Model

PreviousNext: Caches, Lines and Write-Back

Up next

Up nextCaches, Lines and Write-Back

Sign in to save progress

Practice this lessonReport an error

See also

  • Permissions and Values