Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • AMS Metrics Reference
  • AMS Interface Glossary
  • Reading Path
  • Analog-Digital Boundaries61
  • PLL & DLL Clocking61
  • SerDes & High-Speed I/O61
    • SerDes Basics
    • Equalization Overview
    • Link Training
      • Link Training: Mechanism
      • Link Training: Inputs & Outputs
      • Link Training: Reports & Metrics
      • Link Training: Debug Playbook
      • Link Training: Worked Example
      • Link Training: Pitfalls & Red Flags
      • Link Training: Interview Drills
      • Link Training: Review Checklist
      • Link Training: Theory Deep Dive
      • Link Training: Design Space
      • Link Training: Expanded Case Study
      • Link Training: Step-by-Step Walkthrough
      • Link Training: Comparison Matrix
      • Link Training: Software / Programmer View
      • Link Training: Silicon PPA Impact
    • High-Speed SI Awareness
    • SerDes & High-Speed I/O: Tricky Q&A
  • ADC / DAC Interfaces61
  • Mixed-Signal Integration61
  • Noise & IR at the Boundary61
  • AMS Interface Interview Prep61
  • AMS Interface Cheatsheet
Loading lesson

‹Link Training
  1. Topics
  2. Analog & Mixed-Signal
  3. SerDes & High-Speed I/O
  4. Link Training
  5. Link Training: Inputs & Outputs

AMS Interface · All levels

Link Training: Inputs & Outputs

Inputs & Outputs for Link Training.

On this page

    Inputs and outputs contract

    Inputs & Outputs for Link Training focuses on training pass rate, time-to-L0, fallback mode frequency. The goal is to connect observed symptom to boundary mechanism, ownership, and signoff risk.

    Treat these inputs and outputs as signed interface guarantees. Ambiguity here creates the most expensive integration bugs.

    Diagram
    INPUTS
      - AMS handoff contract and spec revision
      - mode definitions (power/clock/reset/traffic)
      - wrapper and boundary-cell assumptions
      - physical constraints: keepouts, guard, package limits
    
    OUTPUTS
      - mode-tagged metric report
      - owner-signed debug or closure note
      - waiver manifest with expiry and controls
      - release recommendation

    Boundary sequence

    Diagram
    AMS BOUNDARY SEQUENCE — Link Training
    
    analog macro -> wrapper / boundary cell -> synchronizer or sampler -> digital consumer
          |                 |                         |                     |
      analog assumptions    legal voltage/state       clock/reset contract   protocol/data validity
    
    metric under watch: training pass rate, time-to-L0, fallback mode frequency

    Ownership map

    Diagram
    OWNERSHIP MAP — Link Training
    
    artifact                  owner
    ----------------------    -----------------------------
    integration artifact    firmware owner
    implementation artifact PHY owner
    signoff artifact        system validation lead
    
    Every boundary issue needs a named owner before fixes start.

    AMS deep dive

    SerDes closure requires protocol, training, and SI evidence together.

    Concept diagram

    Diagram
    SERDES FLOW
    
    training -> equalization -> lane margin -> protocol stability

    Metric graph

    Diagram
    BER VS EQ
    
    BER
     ^
     |  high  low  high
     +-----------------> EQ setting

    Reports and artifacts

    • lane BER

    • training state transitions

    • EQ sweep report

    • link retry counters

    Mini case study

    Link looked protocol-clean but lane margin collapsed under thermal sweep.

    Debug branches

    • Correlate LTSSM and lane metrics

    • Check SI margins

    • Review firmware timeout assumptions

    Senior review question

    Ask: what boundary condition proves this topic is actually closed?

    Key takeaways

    • State boundary, mode, and evidence tag with every claim.

    • Always align analog, digital, and physical owners before signoff decisions.

    Common pitfalls

    • Fixing averages while tails still fail.

    • Skipping package/supply evidence in jitter or SerDes issues.

    • Shipping with waivers that lack owner and expiration criteria.

    Principal AMS review addendum

    Training protocols establish lane polarity, timing, equalization, and protocol states; digital state machines must synchronize with PHY indications and timeout policies.

    Metric: training pass rate, time-to-L0, fallback mode frequency

    This content block can't be displayed here.

    Block type: unknown

    This content block can't be displayed here.

    Block type: unknown

    This content block can't be displayed here.

    Block type: unknown

    Previous

    158 / 432

    Next: Link Training: Reports & Metrics

    Up next

    Up nextLink Training: Reports & Metrics

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Link Training: Debug Playbook
    • Link Training: Worked Example
    • Link Training: Pitfalls & Red Flags