DFT owner: scan -> compression -> ATPG -> signoff.
ATPG engineer: fault models -> constraints -> closure -> diagnosis.
PD engineer: scan physical effects -> test timing/power -> handoff.
Bring-up engineer: JTAG -> diagnosis -> silicon mismatch scenarios.