Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • DFT Metrics Reference
  • DFT Glossary
  • Reading Path
  • Scan Fundamentals61
  • Compression & Diagnosis61
  • ATPG & Pattern Generation61
  • MBIST & LBIST61
    • MBIST Integration
    • Memory Repair Flow
    • LBIST Overview
    • BIST Signoff
    • MBIST & LBIST: Tricky Q&A
  • Boundary Scan & JTAG61
  • Test Timing & Power61
  • DFT Physical Integration61
  • DFT Interview Prep61
  • DFT / ATPG Cheatsheet
Loading lesson

‹Design for Test
  1. Topics
  2. Design for Test
  3. MBIST & LBIST

DFT / ATPG · All levels

MBIST & LBIST

Memory and logic BIST architecture, repair flows, and BIST signoff criteria.

  • 5topics
  • 61lessons

Topics in this section

  1. 1MBIST Integration15 lessons
    • MBIST Integration: Mechanism
    • MBIST Integration: Inputs & Outputs
    • MBIST Integration: Reports & Metrics
    • MBIST Integration: Debug Playbook
    • MBIST Integration: Worked Example
    • MBIST Integration: Pitfalls & Red Flags
    • MBIST Integration: Interview Drills
    • MBIST Integration: Review Checklist
    • MBIST Integration: Theory Deep Dive
    • MBIST Integration: Design Space
    • MBIST Integration: Expanded Case Study
    • MBIST Integration: Step-by-Step Walkthrough
    • MBIST Integration: Comparison Matrix
    • MBIST Integration: Software / Programmer View
    • MBIST Integration: Silicon PPA Impact
  2. 2Memory Repair Flow15 lessons
    • Memory Repair Flow: Mechanism
    • Memory Repair Flow: Inputs & Outputs
    • Memory Repair Flow: Reports & Metrics
    • Memory Repair Flow: Debug Playbook
    • Memory Repair Flow: Worked Example
    • Memory Repair Flow: Pitfalls & Red Flags
    • Memory Repair Flow: Interview Drills
    • Memory Repair Flow: Review Checklist
    • Memory Repair Flow: Theory Deep Dive
    • Memory Repair Flow: Design Space
    • Memory Repair Flow: Expanded Case Study
    • Memory Repair Flow: Step-by-Step Walkthrough
    • Memory Repair Flow: Comparison Matrix
    • Memory Repair Flow: Software / Programmer View
    • Memory Repair Flow: Silicon PPA Impact
  3. 3LBIST Overview15 lessons
    • LBIST Overview: Mechanism
    • LBIST Overview: Inputs & Outputs
    • LBIST Overview: Reports & Metrics
    • LBIST Overview: Debug Playbook
    • LBIST Overview: Worked Example
    • LBIST Overview: Pitfalls & Red Flags
    • LBIST Overview: Interview Drills
    • LBIST Overview: Review Checklist
    • LBIST Overview: Theory Deep Dive
    • LBIST Overview: Design Space
    • LBIST Overview: Expanded Case Study
    • LBIST Overview: Step-by-Step Walkthrough
    • LBIST Overview: Comparison Matrix
    • LBIST Overview: Software / Programmer View
    • LBIST Overview: Silicon PPA Impact
  4. 4BIST Signoff15 lessons
    • BIST Signoff: Mechanism
    • BIST Signoff: Inputs & Outputs
    • BIST Signoff: Reports & Metrics
    • BIST Signoff: Debug Playbook
    • BIST Signoff: Worked Example
    • BIST Signoff: Pitfalls & Red Flags
    • BIST Signoff: Interview Drills
    • BIST Signoff: Review Checklist
    • BIST Signoff: Theory Deep Dive
    • BIST Signoff: Design Space
    • BIST Signoff: Expanded Case Study
    • BIST Signoff: Step-by-Step Walkthrough
    • BIST Signoff: Comparison Matrix
    • BIST Signoff: Software / Programmer View
    • BIST Signoff: Silicon PPA Impact
  5. 5MBIST & LBIST: Tricky Q&A1 lesson
On this page

    Section goal

    Memory and logic BIST architecture, repair flows, and BIST signoff criteria.

    How to study this section

    1. Start with the topic hub for architecture and ownership context.

    2. Use mechanism and reports pages to map assumptions to metrics.

    3. Use debug and worked examples for real closure patterns.

    4. Finish with checklist and silicon impact before release decisions.

    Topics

    1. mbist-integration/ - MBIST Integration

    2. memory-repair-flow/ - Memory Repair Flow

    3. lbist-overview/ - LBIST Overview

    4. bist-signoff/ - BIST Signoff

    Related topics

    • DFT course hub

    DFT deep dive

    BIST value is realized only when insertion, diagnosis, and repair are tied to production flow.

    Concept diagram

    Diagram
    BIST FLOW
    
    insert MBIST/LBIST -> execute -> collect signatures -> diagnose/repair -> signoff

    Metric graph

    Diagram
    REPAIR EFFECT
    
    yield
      ^
      |      o pre-repair
      |             o post-repair
      +---------------------> lot

    Reports and artifacts

    • MBIST insertion coverage

    • repair signature report

    • LBIST resistant fault list

    • BIST release checklist

    Mini case study

    Fuse programming mismatch blocked repair activation; corrected bring-up script recovered expected yield uplift.

    Debug branches

    • Validate BIST reachability

    • Correlate fail maps to repair signatures

    • Audit in-field boot test budget

    Senior review question

    Ask: what evidence proves this DFT decision is safe for production?

    PreviousNext: MBIST Integration

    Up next

    Up nextMBIST Integration

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • How to Use This Course
    • DFT Metrics Reference
    • DFT Glossary