Worked Example for Memory Repair Flow focuses on repairable fail ratio, spare utilization, post-repair yield uplift. The goal is to convert metric movement into mechanism, owner, and release decision.
A release review shows regression on repairable fail ratio, spare utilization, post-repair yield uplift. The strongest first move is to freeze evidence, isolate one failing bucket, and prove mechanism before changing flow knobs.
DFT FLOW - Memory Repair Flow
scan insertion -> chain stitch -> compression map -> ATPG -> tester apply -> diagnosis
| | | | |
controllability shift balance channel use coverage silicon correlation
Primary metric: repairable fail ratio, spare utilization, post-repair yield upliftBIST fail bitmap -> redundancy analysis -> spare assignment -> fuse programming -> retestCapture failing report and exact run tags.
Tag scenario (mode, lot/corner, pattern class).
Trace first dependency that changed.
Compare against BIRA/BISR report, repair signature table, redundancy summary.
Choose one reversible fix and predefine regression checks.
BEFORE / AFTER - Memory Repair Flow
metric quality
^
| --- release target
| o regressed
| o baseline
| o after fix
+-------------------------------> closure iteration
Prove quality, timing, and test-power all moved safely.BIST value is realized only when insertion, diagnosis, and repair are tied to production flow.
BIST FLOW
insert MBIST/LBIST -> execute -> collect signatures -> diagnose/repair -> signoffREPAIR EFFECT
yield
^
| o pre-repair
| o post-repair
+---------------------> lotMBIST insertion coverage
repair signature report
LBIST resistant fault list
BIST release checklist
Fuse programming mismatch blocked repair activation; corrected bring-up script recovered expected yield uplift.
Validate BIST reachability
Correlate fail maps to repair signatures
Audit in-field boot test budget
Ask: what evidence proves this DFT decision is safe for production?
State metric, lot/corner context, and pattern tag with every claim.
Treat timing, power, and quality as one signoff problem.
Chasing coverage without legality checks.
Ignoring test-power side effects of pattern changes.
Debugging silicon without reproducible tags.
Redundancy analysis maps diagnosed memory defects to spare rows/columns, trading area overhead for yield recovery.
Metric: repairable fail ratio, spare utilization, post-repair yield uplift
This content block can't be displayed here.
Block type: unknown
This content block can't be displayed here.
Block type: unknown
This content block can't be displayed here.
Block type: unknown