Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • The NanoSoC Tour
  • Reading Path
  • SoC Glossary10
  • SoC Metrics Reference
  • SoC Cheatsheet
  • What SoC Integration Is12
    • The Integrator Role and Handoffs
    • Spec to Tapeout Flow
      • Milestones, Deliverables and Freezes
      • Where Integration Bugs Are Cheapest
      • Integration Reviews and Gates
    • Contracts and Ownership
    • Reading the SoC Spec
  • Architecture and Budgets21
  • Memory Maps and Address Decode26
  • Interconnect and Bus Fabrics26
  • Clock and Reset Architecture24
  • Power Architecture21
  • Interrupts, DMA and Peripherals15
  • Memories, Boot and Security21
  • IP Integration and Handoff21
  • Top-Level Verification and Bring-up21
  • Package, Pads and I/O18
  • Chip Signoff and Tapeout18
  • SoC Interview Prep16
  • Capstone: Integrate NanoSoC14
Loading lesson

←What SoC Integration Is
  1. Topics
  2. SoC Design
  3. What SoC Integration Is
  4. Spec to Tapeout Flow

Part 1 of 14Part 1 of 14/What SoC Integration IsAll levels

Spec to Tapeout Flow

Milestones and deliverables from specification to tapeout, seen from the integrator desk.

  • 3topics
  • 3lessons

A chip project is a sequence of freezes: each milestone locks something that later stages may use but never change. This topic walks that sequence from the integrator's chair, names what is frozen when, and prices the bugs that slip through each gate. It covers the flow only; the implementation detail inside each box belongs to its owner course, linked throughout.

Lesson

After it you can...

Milestones, Deliverables and Freezes

Name every milestone gate, its deliverables, and what freezes at each.

Where Integration Bugs Are Cheapest

Price a late bug and aim every check at the cheapest catching stage.

Integration Reviews and Gates

Run the gate reviews and prove every consumer derives from the frozen tables.

Suggested order: top to bottom. Milestones first, because cost and reviews only make sense against gates; then the cost curve, which justifies the reviews; then the reviews themselves. Readers who know project flow can start at the second lesson.

Check yourself Why does the integrator care about freezes more than dates?

A date slips and recovers; a freeze broken silently corrupts every consumer built on it. The integrator's schedule is a list of things that must stop changing, not a list of things that must start.

Expect to walk a chip from specification to tapeout on a whiteboard with owners and exit criteria per gate. These three lessons are that walk.

PreviousNext: Milestones, Deliverables and Freezes

Up next

Up nextMilestones, Deliverables and Freezes

Sign in to save progress

Practice this lessonPrevious lessonReport an error

See also

  • The Integrator Role and Handoffs
  • Contracts and Ownership
  • Reading the SoC Spec