Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Paths
  • Concept Map
  • Meet DCRouter
  • Glossary
  • Part 0: What Verification Is8
  • Part 1: What Can Go Wrong11
  • Part 2: Specifications as Checkable Rules8
  • Part 3: Observability and Controllability7
  • Part 4: Stimulus11
  • Part 5: Checking11
  • Part 6: Coverage10
  • Part 7: Formal and Simulation10
  • Part 8: Verification Levels and Reuse8
  • Part 9: Planning and Risk9
  • Part 10: Emulation and Prototyping8
  • Part 11: Post-Silicon Validation8
  • Part 12: Bug Economics8
  • Part 13: Debug7
  • Part 14: Sign-Off7
    • What Sign-Off Means
    • Sign-Off Criteria
    • Waivers
    • Residual Risk
    • The Tape-Out Review
    • Signing Off DCRouter
    • Drills: Sign-Off
  • Part 15: Verification in Context8
  • Part 16: Case Studies5
  • Part 17: Capstones5
  • Part 18: Interview Preparation6
Loading lesson

‹First Principles of Verification Strategy
  1. Topics
  2. First Principles of Verification Strategy
  3. Part 14: Sign-Off

Part 14 · Sign-Off · All levels

Part 14: Sign-Off

When are we done? Define sign-off criteria for a block or chip.

  • 7topics
  • 7lessons
On this page

    Part 14 answers: When are we done?

    Where Part 14 sits among the sixteen questions of the course.

    Sign-off is a decision about risk, made with incomplete evidence. A good sign-off states what was verified, how, what was waived and why, and what risk remains, so the people deciding to tape out know exactly what they are accepting.

    This part covers what sign-off means, criteria, waivers, stating residual risk, running a tape-out review, and the finale of the project: DCRouter's complete evidence ledger and bug-catch matrix.

    After this part you can

    • Define sign-off criteria for a block or chip.

    • Write waivers and a residual-risk statement that hold up in review.

    • Run a tape-out review that decides on evidence.

    Warm-up: three questions from Part 13

    Answer each in your head before opening it. If two or more feel shaky, revisit Part 13: Debug first.

    Check yourself What is the first step of the debug loop?

    Observe: reproduce the failure and collect the facts before forming a hypothesis.

    Check yourself How do you find which change broke a test?

    Bisect the change history (or shrink the input with delta debugging) until one change or a minimal case remains.

    Check yourself How do you know a bug is in the design and not the testbench?

    Check the failing expectation against the specification and an independent model before blaming either.

    Lessons

    #

    Lesson

    Level

    Status

    14.1

    What Sign-Off Means

    S · Senior

    Ready

    14.2

    Sign-Off Criteria

    S · Senior

    Ready

    14.3

    Waivers

    P · Principal

    Ready

    14.4

    Residual Risk

    P · Principal

    Ready

    14.5

    The Tape-Out Review

    P · Principal

    Ready

    14.6

    Signing Off DCRouter

    S · Senior

    Ready

    —

    Drills and checkpoint

    all levels

    Ready

    Every lesson in this part is ready. Work through them in order: each one sets up the problem the next one solves.

    Tip

    DCRouter in this part. Step 11: the complete evidence ledger and bug-catch matrix, presented as a sign-off review. DCRouter is the small router you verify across the course, with 24 planted bugs; see Meet DCRouter.

    Where other courses go deeper

    This course teaches the decisions behind verification. These lessons teach the tools and syntax that carry them out, so this part links to them instead of repeating them.

    • Formal course: Coverage and Sign-Off

    • CDC and RDC course: Sign-Off Methodology

    • Low-power verification course: Debug and Sign-Off

    Related topics

    • Course hub

    • Previous: Part 13 · Debug

    • Next: Part 15 · Verification in Context

    PreviousNext: What Sign-Off Means

    Up next

    Up nextWhat Sign-Off Means

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • How to Use This Course
    • Reading Paths
    • Concept Map