Jitter Budgeting: Software / Programmer View

RTL / firmware view

Digital sequencing and observability decide if PLL issues are debuggable at speed.

What engineers observe

• Intermittent bring-up failures

• Mode-transition instability

• Data-validity bursts

Design structure impact

• Reset choreography

• Clock/control handshakes

• Wrapper framing semantics

Toolchain interaction

• Synthesis/CDC assumptions must match analog contract

• Beware hidden mode-only paths

Mitigations

• Explicit wrappers

• Observable state machines

• Cross-team interface reviews

RTL / FW — Jitter Budgeting
// mode switch sequencing changed -> re-check boundary assumptions and regressions

Layer the code touches

AMS OWNERSHIP LAYERS — Jitter Budgeting

layer                owns                                failure mode
------------------   ----------------------------------  --------------------------
spec contract         clocks/resets/interfaces            hidden assumption drift
wrapper logic         synchronizers/framing/flags         silent data corruption
physical integration  floorplan/isolation/power           coupled noise and droop
signoff governance    waivers/checklists/dashboard        release with blind spots
closure               debug order + regression            fix regresses another mode

AMS deep dive

Clock quality evidence must include jitter and sequencing, not lock status alone.

Concept diagram

CLOCKING FLOW

reference -> PLL/DLL -> distribution -> endpoint margin

Metric graph

JITTER TREND

jitter ps
  ^
  |   o baseline
  |      o stress mode
  |         o failure edge

Reports and artifacts

• jitter budget

• lock/unlock counters

• phase-noise snapshot

• STA uncertainty deltas

Mini case study

False-lock condition released reset early; endpoint logic sampled unstable clock edge patterns.

Debug branches

• Lock qualification policy

• Reset sequencing check

• Package/supply contributors

Senior review question

Ask: what boundary condition proves this topic is actually closed?

Key takeaways

• State boundary, mode, and evidence tag with every claim.

• Always align analog, digital, and physical owners before signoff decisions.

Common pitfalls

• Fixing averages while tails still fail.

• Skipping package/supply evidence in jitter or SerDes issues.

• Shipping with waivers that lack owner and expiration criteria.

Principal AMS review addendum

System timing margin is consumed by source jitter, transfer jitter, supply noise, and distribution skew; the budget must close from reference clock to endpoint sampler.

Metric: total jitter budget, deterministic/random split, downstream timing margin