DenseChip

DFT / ATPG · All levels

JTAG TAP Architecture: Step-by-Step Walkthrough

Step-by-Step Walkthrough for JTAG TAP Architecture.

Step-by-step analysis walkthrough

Use when you own JTAG TAP Architecture in a DFT closure review.

  1. Open release criteria and failing metric dashboard.

  2. Partition failures by pattern family and operating context.

  3. Inspect constraints, clocks, masks, and unknown handling.

  4. Check architecture assumptions against implementation reality.

  5. Review diagnosis evidence for repeatability.

  6. Assign owner and propose smallest high-confidence change.

  7. Run timing, power, and quality regressions.

  8. Capture final signoff or waiver decision.

Artifacts to collect

  • TAP state machine report, instruction map, JTAG compliance checklist

  • pattern tag manifest

  • tester program revision

  • signoff checklist

  • owner tracker

Decision memo template

diagram
DFT DECISION MEMO - JTAG TAP Architecture
scenario:
metric:
hypothesis:
fix:
regression:
owners: DFT owner, board test owner, RTL owner

Reference visuals

TAP state transitions

diagram
TAP FSM (simplified)
Test-Logic-Reset -> Run-Test/Idle -> Shift-IR/DR -> Update-IR/DR

TMS controls legal transitions.

DFT deep dive

Boundary scan and JTAG are board-level contracts, not just RTL features.

Concept diagram

diagram
JTAG ACCESS

TAP controller -> instruction register -> boundary/data register -> board test/debug

Metric graph

diagram
BOARD TEST READINESS

instruction coverage vs pin controllability

Reports and artifacts

  • TAP compliance report

  • boundary cell coverage matrix

  • EXTEST/INTEST results

  • debug lock policy log

Mini case study

Board bring-up blocked by pinmux override in one mode; TAP instruction decode and package table alignment fixed path.

Debug branches

  • Verify TAP state transitions

  • Audit package pin ownership

  • Check security lifecycle lock behavior

Senior review question

Ask: what evidence proves this DFT decision is safe for production?

Key takeaways

  • State metric, lot/corner context, and pattern tag with every claim.

  • Treat timing, power, and quality as one signoff problem.

Common pitfalls

  • Chasing coverage without legality checks.

  • Ignoring test-power side effects of pattern changes.

  • Debugging silicon without reproducible tags.

Principal DFT review addendum

The TAP controller sequences boundary scan operations and debug instructions that expose board-level controllability and observability.

Metric: TAP state legality, instruction decode coverage, chain detect reliability

Practice this lesson