Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • PD Flow Overview — RTL to GDSII
  • Data & Libraries — What PD Receives
  • Data and Libraries49
  • Floorplanning Expanded65
  • Power Planning57
  • Placement65
    • Global vs Detailed Placement
    • Congestion Analysis and Targeted Fixes
    • Legalization and Spacing Rule Integrity
    • Timing-Driven Placement Strategy
      • Timing-Driven Placement Strategy — Mechanism
      • Timing-Driven Placement Strategy — Inputs & Outputs
      • Timing-Driven Placement Strategy — Reports & Metrics
      • Timing-Driven Placement Strategy — Debug Playbook
      • Timing-Driven Placement Strategy — Worked Example
      • Timing-Driven Placement Strategy — Pitfalls & Red Flags
      • Timing-Driven Placement Strategy — Interview Drills
      • Timing-Driven Placement Strategy — Review Checklist
    • Scan-Chain-Aware Placement
    • Hierarchy and Physical Partitioning
    • Placement ECO and Incremental Flow
    • Placement Quality Metrics and Readiness Gates
    • Placement Tricky Q&A
  • Clock Tree Synthesis57
  • Routing65
  • Timing Closure81
  • Signal Integrity and Variation41
  • Power Signoff57
  • Physical Verification65
  • Physical Design Integration49
  • Signoff and Tapeout49
  • PD Interview Prep5
  • PD Closure Cheat Sheet
Loading lesson

‹Timing-Driven Placement Strategy
  1. Topics
  2. Physical Design
  3. Placement
  4. Timing-Driven Placement Strategy
  5. Timing-Driven Placement Strategy — Debug Playbook

Physical Design · All levels

Timing-Driven Placement Strategy — Debug Playbook

Debug Playbook for Timing-Driven Placement Strategy (Placement).

On this page

    On-call / interview prompt

    Timing-Driven Placement Strategy looks wrong — walk your first five debug steps.

    Diagram
    CLOSURE CHAIN
    
    1. METRIC     — name the failing report line (WNS, DRV, DRC count, IR %)
    2. HYPOTHESIS — 2–3 likely causes ordered by probability
    3. EXPERIMENT — one cheap check (corner, clock, report, map)
    4. FIX        — minimal physical or constraint change
    5. REGRESSION — what you re-run and what must not regress

    Reference workflow

    Diagram
    1. Identify whether slack loss is interconnect-dominant or cell-delay dominant.
    2. Apply timing weights only to verified critical groups, not entire design.
    3. Track congestion deltas in hotspots introduced by clustering.
    4. Balance with local spread constraints where overflow grows.
    5. Validate gains persist after incremental CTS preview or propagated clocks.

    Mechanism to narrate

    • Separate symptom from root cause

    • Fix systematic clusters before one-offs

    Common pitfalls

    • Random optimization without metric

    • Skipping regression after local fix

    Staff-level debug discipline

    For Timing-Driven Placement Strategy, senior debug is branch-and-bound: reduce the search space quickly, keep experiments reversible, and avoid hiding a systematic issue behind one local fix.

    Debug decision tree

    1. Reproduce the failure on the tagged database and exact analysis setup.

    2. Classify the failure as data issue, constraint issue, physical implementation issue, tool/methodology issue, or true design limitation.

    3. Run one cheap experiment that can falsify the leading hypothesis.

    4. Prefer a fix that improves a cluster over one that only hides the worst line.

    5. After the fix, re-check Placement closure dashboard and the likely regression surface: CTS buffering and route-stage delay recovery depend on balanced placement criticality..

    Escalation triggers

    • The failure crosses team ownership boundaries: RTL, synthesis, CAD, IP, package, or foundry.

    • The local fix consumes margin that another signoff domain needs.

    • The issue repeats across blocks, suggesting methodology or library root cause.

    • The remaining risk is silicon-facing: Uncontrolled criticality weighting creates unroutable hotspots and unstable timing closure..

    Deep dive: how this shows up in real closure

    Placement converts floorplan assumptions into local density, timing, and congestion reality.

    Reports and artifacts to inspect

    • global placement congestion heatmap by layer and bin

    • density map: local cell density vs target utilization

    • pre-CTS timing: path wirelength, cell delay, net delay split

    • legalization summary: unplaced cells, overlaps, row/site errors

    Mini case study

    The block average utilization is 68%, but the router reports overflow near a soft macro. The correct read is that local density, not global utilization, is failing. Spread cells, adjust blockages, or revisit macro channels before detailed route.

    Debug branches

    • If average utilization is fine but route overflows, inspect local bins and macro pin access.

    • If detailed placement fails, check hard blockages, row definitions, multi-height rows, and fence size.

    • If timing regresses after spreading cells, separate congestion-critical nets from timing-critical nets.

    Senior review question

    Ask yourself: what single report line would prove this page's concept is either passing or failing?

    What changes at 10+ years

    • You are expected to predict what your fix can break before running it.

    • You should recognize when the issue is methodology, not one block's implementation.

    • You should communicate risk in tapeout language: owner, evidence, impact, mitigation, and decision date.

    Principal-level review bar

    Deep subpage pages in this course should be read like real closure review material. For a 10+ year PD engineer, the bar is not remembering terminology; it is making a release-quality decision under ambiguity.

    What excellent looks like

    • Names the failing metric, corner/mode, database tag, and analysis switches before proposing a fix.

    • Separates data, constraint, physical, tool, and methodology root causes instead of treating all failures as optimization problems.

    • Chooses experiments by information gain and reversibility, not by habit.

    • States regression blast radius across timing, route, power, PV, DFT, package, and tapeout manifest.

    • Turns recurring failures into methodology guardrails, dashboards, or checklist items.

    Closure note template

    Diagram
    STAFF / PRINCIPAL CLOSURE NOTE
    
    Context:
      stage: <pre-CTS | post-CTS | post-route | post-fill | signoff>
      tag: <database / netlist / SDC / library stack>
      failing metric: <exact report line>
      affected scope: <block / hierarchy / path group / power domain / region>
    
    Hypotheses:
      H1: <most likely physical or constraint mechanism>
      H2: <competing explanation>
      H3: <methodology or input-data issue>
    
    Decision:
      next experiment: <cheap check that can falsify H1>
      fix candidate: <minimal reversible change>
      rollback trigger: <metric that says the fix is wrong>
      regression set: <timing / route / power / PV / DFT / package>
      escalation owner: <team or reviewer>

    Tradeoffs a senior engineer must discuss

    Technical tradeoff

    Placement converts floorplan assumptions into local density, timing, and congestion reality. Explain not only the preferred fix, but what margin or schedule you are spending to get it.

    Cross-team tradeoff

    • What must RTL, synthesis, CAD, STA, DFT, package, IP, or foundry agree to before this decision is final?

    • Which artifact becomes the source of truth after the decision: report, waiver, manifest, ECO script, or methodology deck?

    • What is the cost of being wrong: one rerun, ECO churn, mask risk, performance loss, or silicon escape?

    Leadership communication

    Diagram
    "The current blocker is <metric> in <corner/mode/stage>. The leading cause is <mechanism>. I recommend <fix> because it is bounded and reversible. The regression surface is <domains>. If it fails, we escalate to <owner> with <evidence>."

    Key takeaways

    • Always connect the concept back to a measurable signoff artifact.

    • A fix is not complete until you can name the regression checks.

    Common pitfalls

    • Optimizing by habit instead of reading the current report.

    • Forgetting that a local fix can regress timing, routing, power, or PV elsewhere.

    Previous

    195 / 709

    Next: Useful Skew vs Structured Skew — Debug Playbook

    Up next

    Up nextUseful Skew vs Structured Skew — Debug Playbook

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Timing-Driven Placement Strategy — Mechanism
    • Timing-Driven Placement Strategy — Inputs & Outputs
    • Timing-Driven Placement Strategy — Reports & Metrics