Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • PD Flow Overview — RTL to GDSII
  • Data & Libraries — What PD Receives
  • Data and Libraries49
  • Floorplanning Expanded65
  • Power Planning57
  • Placement65
  • Clock Tree Synthesis57
  • Routing65
  • Timing Closure81
  • Signal Integrity and Variation41
  • Power Signoff57
    • Power Grid and IR Drop
    • Electromigration Analysis
      • Electromigration Analysis — Mechanism
      • Electromigration Analysis — Inputs & Outputs
      • Electromigration Analysis — Reports & Metrics
      • Electromigration Analysis — Debug Playbook
      • Electromigration Analysis — Worked Example
      • Electromigration Analysis — Pitfalls & Red Flags
      • Electromigration Analysis — Interview Drills
      • Electromigration Analysis — Review Checklist
    • Low-Power UPF Implementation
    • Leakage vs Dynamic Tradeoffs
    • Vectorless vs Vector-Based Power
    • Rush Current and Wakeup
    • Power Signoff Dashboard
    • Power Signoff Tricky Q&A
  • Physical Verification65
  • Physical Design Integration49
  • Signoff and Tapeout49
  • PD Interview Prep5
  • PD Closure Cheat Sheet
Loading lesson

‹Electromigration Analysis
  1. Topics
  2. Physical Design
  3. Power Signoff
  4. Electromigration Analysis
  5. Electromigration Analysis — Pitfalls & Red Flags

Physical Design · All levels

Electromigration Analysis — Pitfalls & Red Flags

Pitfalls & Red Flags for Electromigration Analysis (Power Signoff).

On this page

    Common mistakes

    • Widening local wire but leaving single-via choke points

    • Fixing IR while ignoring EM ratio trend

    • Using non-signoff current profiles for EM decisions

    Red flags in reviews

    • Cannot explain worst report line

    • No regression list after proposed fix

    • Waiver requested without cluster analysis

    Failure modes seen in real tapeouts

    • A fix is accepted because the local metric improved, while the release tag silently changes.

    • A waiver is treated as permission to ignore root cause instead of a tracked risk with owner and expiry.

    • A tool knob hides the symptom but creates a non-repeatable methodology dependency.

    • A local improvement in Electromigration Analysis regresses timing, routing, power, PV, DFT, package, or tapeout signoff.

    How a senior engineer recovers

    1. Freeze the evidence: tag, report, layout snapshot, and command-line switches.

    2. Name the real owner and approval path.

    3. Convert the lesson into a checklist item, regression, or methodology guardrail.

    Deep dive: how this shows up in real closure

    Power signoff validates whether the physical grid supports real activity.

    Reports and artifacts to inspect

    • static IR and dynamic IR maps with max drop percentage

    • EM ratio report by wire/via segment

    • activity source: vectorless, SAIF/VCD, or scenario-specific waveform

    • low-power cell placement: isolation, level shifter, retention, power switch

    Mini case study

    Dynamic IR fails near a clock-gated compute island during wake-up. Adding a far-away ring is not enough. Strengthen local straps/vias, add decap, and check wake sequencing.

    Debug branches

    • If dynamic IR fails but static passes, correlate with switching vectors and clock domains.

    • If EM fails on vias, add via ladders or parallel straps rather than only widening wire.

    • If leakage fails, use HVT swaps on non-critical paths before reducing performance mode.

    Senior review question

    Ask yourself: what single report line would prove this page's concept is either passing or failing?

    What changes at 10+ years

    • You are expected to predict what your fix can break before running it.

    • You should recognize when the issue is methodology, not one block's implementation.

    • You should communicate risk in tapeout language: owner, evidence, impact, mitigation, and decision date.

    Principal-level review bar

    Deep subpage pages in this course should be read like real closure review material. For a 10+ year PD engineer, the bar is not remembering terminology; it is making a release-quality decision under ambiguity.

    What excellent looks like

    • Names the failing metric, corner/mode, database tag, and analysis switches before proposing a fix.

    • Separates data, constraint, physical, tool, and methodology root causes instead of treating all failures as optimization problems.

    • Chooses experiments by information gain and reversibility, not by habit.

    • States regression blast radius across timing, route, power, PV, DFT, package, and tapeout manifest.

    • Turns recurring failures into methodology guardrails, dashboards, or checklist items.

    Closure note template

    Diagram
    STAFF / PRINCIPAL CLOSURE NOTE
    
    Context:
      stage: <pre-CTS | post-CTS | post-route | post-fill | signoff>
      tag: <database / netlist / SDC / library stack>
      failing metric: <exact report line>
      affected scope: <block / hierarchy / path group / power domain / region>
    
    Hypotheses:
      H1: <most likely physical or constraint mechanism>
      H2: <competing explanation>
      H3: <methodology or input-data issue>
    
    Decision:
      next experiment: <cheap check that can falsify H1>
      fix candidate: <minimal reversible change>
      rollback trigger: <metric that says the fix is wrong>
      regression set: <timing / route / power / PV / DFT / package>
      escalation owner: <team or reviewer>

    Tradeoffs a senior engineer must discuss

    Technical tradeoff

    Power signoff validates whether the physical grid supports real activity. Explain not only the preferred fix, but what margin or schedule you are spending to get it.

    Cross-team tradeoff

    • What must RTL, synthesis, CAD, STA, DFT, package, IP, or foundry agree to before this decision is final?

    • Which artifact becomes the source of truth after the decision: report, waiver, manifest, ECO script, or methodology deck?

    • What is the cost of being wrong: one rerun, ECO churn, mask risk, performance loss, or silicon escape?

    Leadership communication

    Diagram
    "The current blocker is <metric> in <corner/mode/stage>. The leading cause is <mechanism>. I recommend <fix> because it is bounded and reversible. The regression surface is <domains>. If it fails, we escalate to <owner> with <evidence>."

    Key takeaways

    • Always connect the concept back to a measurable signoff artifact.

    • A fix is not complete until you can name the regression checks.

    Common pitfalls

    • Optimizing by habit instead of reading the current report.

    • Forgetting that a local fix can regress timing, routing, power, or PV elsewhere.

    Previous

    381 / 709

    Next: OCV/AOCV/POCV Foundations — Pitfalls & Red Flags

    Up next

    Up nextOCV/AOCV/POCV Foundations — Pitfalls & Red Flags

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Electromigration Analysis — Mechanism
    • Electromigration Analysis — Inputs & Outputs
    • Electromigration Analysis — Reports & Metrics