Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • Start Here4
  • UVM Foundations14
  • UVM Phases & Simulation Lifecycle26
  • Factory & Configuration15
  • Transaction-Level Modeling (TLM)13
  • UVM Sequences & Stimulus21
  • UVM Agents & Protocol VIP21
  • Environment & Test Classes11
  • Checking & Coverage in UVM21
    • Scoreboard Architecture: Expected vs Actual
      • Expected vs Actual: The Two-Stream Model
      • Three Streams, One Scoreboard: imp_decl and Virtual write_*
      • Env Wiring: From Block Scoreboard to End-to-End Checker
      • In-Order Matching: One Queue, Four Outcomes
      • Out-of-Order Matching: A Queue per ID
      • Debugging a Scoreboard: Silence, Shapes and Cascades
      • Scoreboards for Messy Traffic: Drops, Reorders, Splits and Merges
      • End-of-Test Checks: What Must Be Empty Before a Test Passes
    • Reference Models: Predictors, DPI-C and Built-in Comparators
    • Coverage & Closure
  • UVM Register Abstraction Layer (RAL)22
  • Advanced UVM in Practice13
  • Debug & Regression10
  • Coding Practice47
  • Verification in Industry Practice10
  • Senior Prep: Architecture, Leadership and Interviews32
Loading lesson

‹Checking & Coverage in UVM
  1. Topics
  2. UVM Verification
  3. Checking & Coverage in UVM
  4. Scoreboard Architecture: Expected vs Actual

Part 8 · Checking & Coverage · Intermediate

Scoreboard Architecture: Expected vs Actual

How a scoreboard turns observed traffic into a verdict: where expected comes from, how it is paired with actual, and what must be true before a test may pass.

  • 8topics
  • 8lessons
On this page

    A scoreboard is the part of a testbench that decides whether the DUT was right. Everything else (sequences, drivers, monitors) exists to give it something to judge. This topic builds that judgement around the course's DMA bench, starting from dma_scoreboard and ending with the end-of-test audit that stops a test passing with work still owed.

    What you will be able to do

    • Say where each side of a compare must come from, and why expected is built from observed input, never from the sequence.

    • Receive several streams in one scoreboard with uvm_analysis_imp_decl, and keep its write_* methods overridable.

    • Wire block scoreboards and an end-to-end checker into an env without reaching inside agents.

    • Choose in-order matching or a queue per ID, and defend the choice for AXI.

    • Account for traffic that is legally dropped, reordered, split or merged, and tell a lost item from a late one.

    • List what must be empty before a test passes, and put each check in the right phase.

    • Read a failing scoreboard's numbers and know which layer to open first.

    The learning path

    Learning path: eight lessons in order, from expected versus actual to end-of-test checks.
    Lessons 1 to 3 build the scoreboard and connect it; 4 and 5 choose how actual items find their expected partner; 6 to 8 handle the hard cases and the final verdict.

    The lessons

    Lesson

    What it covers

    Expected vs Actual

    The scoreboard data flow: predict from observed inputs, compare against the observed output. The KEY write that fooled the model.

    Three Streams, One Scoreboard

    uvm_analysis_imp_decl, one write_* per stream, and why those methods must be virtual.

    Env Wiring

    dma_env's connections, agent ports, and the end-to-end checker for two chained DMAs.

    In-Order Matching

    One expected queue, four outcomes, and choosing which fields the compare covers.

    Out-of-Order Matching

    AXI-style responses: a queue per ID, repeated IDs, separate ID spaces.

    Debugging a Scoreboard

    What each failure pattern means, the XOR trick, and cascades after one lost word.

    Messy Traffic

    Drops, reorders, splits, merges, multicast, and latency checks that separate lost from late.

    End-of-Test Checks

    The checklist, check_phase versus phase_ready_to_end versus report_phase, and documented waivers.

    Tip

    The predictor as a component of its own, the DPI-C reference model and the library's built-in comparators have their own topic: Reference Models. This topic keeps the model inside the scoreboard, which is what the DMA bench's dma_scoreboard does.

    Interview

    The question that covers this whole topic: draw your scoreboard. A strong answer names the observation points, says where expected is computed, how actual finds its partner, and what check_phase refuses to let through.

    Related topics

    • Up: Scoreboards, Models & Coverage

    • Next topic: Reference Models

    PreviousNext: Expected vs Actual: The Two-Stream Model

    Up next

    Up nextExpected vs Actual: The Two-Stream Model

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Reference Models: Predictors, DPI-C and Built-in Comparators
    • Coverage & Closure