Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • Start Here4
  • UVM Foundations14
  • UVM Phases & Simulation Lifecycle26
  • Factory & Configuration15
  • Transaction-Level Modeling (TLM)13
  • UVM Sequences & Stimulus21
  • UVM Agents & Protocol VIP21
  • Environment & Test Classes11
  • Checking & Coverage in UVM21
  • UVM Register Abstraction Layer (RAL)22
  • Advanced UVM in Practice13
  • Debug & Regression10
  • Coding Practice47
    • How to Use This Course
    • Whiteboard Delivery Framework
    • Scoreboard Coding
    • Monitor & Driver Coding
    • Sequences Coding
    • TLM & Analysis
    • RAL & Adapters
    • Factory & config_db
      • Factory set_type_override
      • config_db Hierarchical Paths
      • Resource Pool vs config_db
      • Factory & config_db Tricky Q&A
    • Phases & Objections
    • Env & Test Architecture
    • Debug Broken Testbench
    • Mock Interview Sets
    • Senior UVM Coding Cheat Sheet
  • Verification in Industry Practice10
  • Senior Prep: Architecture, Leadership and Interviews32
Loading lesson

←Factory & config_db
  1. Topics
  2. UVM Verification
  3. Coding Practice
  4. Factory & config_db
  5. Factory set_type_override
On this page

    UVM Coding PracticeSenior

    Factory set_type_override

    Override order before create.

    Interview prompt

    Override pkt base with derived_pkt for all creates in test.

    Diagram
    WHITEBOARD CHAIN
    
    1. DECLARE    interfaces / types / ports you need
    2. SKELETON   class extends + utils macro + key methods
    3. MECHANISM  fill one critical method while narrating
    4. PITFALL    name one bug juniors make on this pattern
    5. TEST       how you would smoke-test the component

    Reference sketch (≤40 lines)

    design.sv
    1
    2
    3
    4
    function void build_phase(uvm_phase phase);
      pkt::type_id::set_type_override(derived_pkt::get_type());
      super.build_phase(phase);
    endfunction

    Buggy snippet — critique verbally

    design.sv
    env = env_type::create("env"); // override after create — too late
    pkt::type_id::set_type_override(derived_pkt::get_type());

    Code lab drill

    After reading, try Code lab exercise uvm-l8-int-factory — topic reference: /topics/uvm/coding-practice/factory-config/factory-set-type-overrides

    Previous

    217 / 280

    Next: config_db Hierarchical Paths

    Up next

    Up nextconfig_db Hierarchical Paths

    Sign in to save progress

    Practice this lessonPrevious lessonReport an error

    See also

    • Resource Pool vs config_db
    • Factory & config_db Tricky Q&A