Inputs and outputs contract

Inputs & Outputs for Sample Timing Contract focuses on aperture budget compliance, sample alignment error, control-loop jitter. The goal is to connect observed symptom to boundary mechanism, ownership, and signoff risk.

Treat these inputs and outputs as signed interface guarantees. Ambiguity here creates the most expensive integration bugs.

INPUTS
  - AMS handoff contract and spec revision
  - mode definitions (power/clock/reset/traffic)
  - wrapper and boundary-cell assumptions
  - physical constraints: keepouts, guard, package limits

OUTPUTS
  - mode-tagged metric report
  - owner-signed debug or closure note
  - waiver manifest with expiry and controls
  - release recommendation

Boundary sequence

AMS BOUNDARY SEQUENCE — Sample Timing Contract

analog macro -> wrapper / boundary cell -> synchronizer or sampler -> digital consumer
      |                 |                         |                     |
  analog assumptions    legal voltage/state       clock/reset contract   protocol/data validity

metric under watch: aperture budget compliance, sample alignment error, control-loop jitter

Ownership map

OWNERSHIP MAP — Sample Timing Contract

artifact                  owner
----------------------    -----------------------------
integration artifact    system architect
implementation artifact timing owner
signoff artifact        ADC/DAC owner

Every boundary issue needs a named owner before fixes start.

AMS deep dive

Wrapper and sampling contracts determine data trustworthiness.

Concept diagram

CONVERTER DATA FLOW

sampling clock -> wrapper -> sync boundary -> system consumer

Metric graph

INVALID SAMPLE BURSTS

time --->  _|¯¯|__|¯¯¯|____|¯|_

Reports and artifacts

• sample validity ratio

• calibration convergence

• CDC audit

• overflow/stale sample counters

Mini case study

Mode transition changed sample phase and invalidated wrapper framing assumptions.

Debug branches

• Sample timing contract

• Calibration hook behavior

• Wrapper CDC integrity

Senior review question

Ask: what boundary condition proves this topic is actually closed?

Key takeaways

• State boundary, mode, and evidence tag with every claim.

• Always align analog, digital, and physical owners before signoff decisions.

Common pitfalls

• Fixing averages while tails still fail.

• Skipping package/supply evidence in jitter or SerDes issues.

• Shipping with waivers that lack owner and expiration criteria.

Principal AMS review addendum

Sampling quality depends on clock phase relationships, aperture uncertainty, and synchronization boundaries between converter clocks and system clocks.

Metric: aperture budget compliance, sample alignment error, control-loop jitter