Computer Architecture · All levels

Floorplan-Aware Architecture — Debug Playbook

Debug Playbook for Floorplan-Aware Architecture (SoC Architecture Tradeoffs).

On-call / interview prompt

Trial floorplan indicates severe congestion around the interconnect hub. Which architecture assumptions are most likely wrong?

diagram

ARCHITECTURE ANALYSIS CHAIN

1. METRIC     — IPC, CPI, MPKI, bandwidth, latency, queue depth, stall cycles
2. HYPOTHESIS — microarch or system cause ordered by likelihood
3. EXPERIMENT — trace, PMU counter, simulation, or RTL probe
4. CHANGE      — pipeline, cache, NoC, or memory hierarchy adjustment
5. VALIDATION  — workload replay, regression suite, PPA impact

Reference workflow

diagram

1. Rank high-bandwidth interfaces by estimated route pressure and timing criticality.
2. Validate whether macro placement assumptions violate pin-access or blockage realities.
3. Test alternative partition cuts that reduce cross-domain and long-wire dependencies.
4. Quantify latency/perf impact of repartition proposals before committing RTL changes.
5. Freeze only the interfaces with stable physical rationale and leave planned flexibility elsewhere.

Mechanism to narrate

Separate symptom from root cause
Fix systematic clusters before one-offs

Common pitfalls

Random optimization without metric
Skipping regression after local fix

Staff-level debug discipline

For Floorplan-Aware Architecture, senior debug is branch-and-bound: reduce the search space quickly, keep experiments reversible, and avoid hiding a systematic issue behind one local fix.

Debug decision tree

Reproduce the failure with the same workload, model tag, seed, and counter setup.
Classify the failure as workload issue, model issue, microarchitecture issue, software issue, implementation issue, or true product limitation.
Run one cheap experiment that can falsify the leading hypothesis.
Prefer a fix that improves a cluster over one that only hides the worst line.
After the fix, re-check Architecture floorplan feasibility report and the likely regression surface: Congestion, CTS quality, CDC robustness, and route-time predictability..

Escalation triggers

The failure crosses architecture, RTL, verification, software, PD, or product ownership.
The proposed fix consumes area, power, latency, or verification margin needed elsewhere.
The issue repeats across workloads or blocks, suggesting methodology or model root cause.
The remaining risk is silicon-facing: Ignoring physical topology early creates timing walls and costly repartitioning late..

Debug branch diagram

diagram

VISUAL MODEL — SoC Architecture Tradeoffs / Floorplan-Aware Architecture

        workload / trace
              │
              ▼
   metric symptom (Architecture floorplan feasibility report)
              │
              ▼
     likely microarchitectural mechanism
              │
      ┌───────┼────────┐
      ▼       ▼        ▼
  pipeline  memory    fabric/coherency
  stalls    misses    queues / ordering
      │       │        │
      └───────┼────────┘
              ▼
        bounded design change
              │
              ▼
   validation workload + PPA regression

Tradeoff matrix

diagram

TRADEOFF MATRIX — Floorplan-Aware Architecture

+----------------------+----------------------+----------------------+----------------------+
| Option               | Helps                | Can hurt             | Validation needed    |
+----------------------+----------------------+----------------------+----------------------+
| Larger / wider block | peak perf, miss rate | area, power, timing  | workload sweep       |
| Smarter policy       | hit rate, QoS, IPC   | verification risk    | corner cases + PMU   |
| More buffering       | latency tails, stalls| deadlock, leakage    | stress traffic tests |
| Software contract    | locality, ordering   | portability, APIs    | production workload  |
+----------------------+----------------------+----------------------+----------------------+

Senior rule: pick the smallest change that proves or disproves the mechanism.

Architecture deep dive

Chip architecture signoff is a negotiated PPA contract across teams.

Concept diagram

diagram

PPA NEGOTIATION MAP

Architecture target
   │
   ├─ Performance: IPC, latency, bandwidth, QoS
   ├─ Power: dynamic, leakage, thermal envelope
   ├─ Area: SRAM, logic, NoC links, floorplan
   ├─ Verification: state space, tests, formal complexity
   └─ PD: timing, placement, macro distance, routing channels

A staff architect makes the trade visible before it becomes a crisis.

Metric graph

diagram

PPA OPTION CHART

Option          Perf      Power     Area      Risk
A wider core    +++       ---       --        high
B better cache  ++        -         --        med
C SW locality   +         +         0         med
D NoC QoS       +         -         -         low

Pick based on product objective, not elegance.

Metrics and artifacts

PPA dashboard
floorplan distance budget
NoC BW matrix
verification closure status

Mini case study

CPU–memory macro distance violated latency budget — architecture accepted lower CPU frequency rather than respin floorplan one week before tapeout.

Debug branches

If PD pushes back, bring numeric latency/power models not opinions.
If signoff yellow, document owner, mitigation, and decision date.

Senior review question

Ask: what single metric would prove this concept is working or failing on your workload?

Key takeaways

Connect every architecture claim to a workload and measurable metric.
State verification and PPA impact before proposing design changes.

Common pitfalls

Feature-driven design without MPKI/IPC/bandwidth evidence.
Ignoring coherency and NoC traffic in cache and accelerator sizing.

Study notes

Re-read this topic with one concrete workload.

Practice this lesson