Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • CDC/RDC Glossary
  • CDC/RDC Metrics Reference
  • CDC/RDC Interview Prep
  • CDC/RDC Signoff Cheatsheet
  • Clock Domains and Failure Modes8
  • Metastability and Synchronizers16
  • CDC Protocols and Handshakes16
  • Reconvergence and Gray Coding16
  • Reset Domain Crossing16
  • Architecture and Design Rules16
  • CDC Signoff Methodology24
  • RDC Signoff16
  • Debug and Case Studies11
  • CDC and RDC Interview Prep30
    • CDC/RDC Whiteboard Framework
    • CDC/RDC Framework Drills
    • Scenario: Metastability Bug
    • Scenario: Metastability Escape in Silicon Bring-up
      • The Scenario
      • What Evidence Exists
      • Fix and Process Change
    • Scenario: Async FIFO Pointer Mismatch
    • Scenario: Waiver Debate
    • Scenario: RDC Waiver Under Tapeout Pressure
    • CDC/RDC Interview Q&A Bank
    • CDC/RDC Interview Q&A Bank (Expanded)
  • Capstone: Sign Off a Multi-clock Peripheral4
Loading lesson

‹Scenario: Metastability Escape in Silicon Bring-up
  1. Topics
  2. CDC & RDC
  3. CDC and RDC Interview Prep
  4. Scenario: Metastability Escape in Silicon Bring-up
  5. Fix and Process Change

Part 10 · Interview Prep · All levels

Fix and Process Change

The design fix for the pulse crossing and the review change that stops the next escape.

On this page

    The design fix depends on the spacing the product needs. If control events are infrequent with guaranteed spacing, a toggle synchroniser with a stated spacing rule closes the loss at the cost of two slow cycles of latency. If events can arrive back-to-back or software can re-trigger quickly, only a handshake or FIFO with acknowledgement is correct, at the cost of throughput and logic. Either way the two-flop-only path is removed, and the choice is recorded with its assumption so the next engineer cannot reuse the toggle where spacing is unguaranteed.

    Re-proving the patch

    The patch changes the protocol, so every proof is re-run: structural analysis on the changed RTL, the liveness assertion that every source event yields exactly one destination event, and metastability-aware simulation of the new handshake under traffic. The trap from the scenario is skipping this step because the patch "obviously" works. Nothing about a crossing is obvious at the corner; the re-proof is the fix, the RTL edit is just its subject.

    The process change

    Escapes recur when reviews accept unnamed synchronisers. The durable change is a review rule: every pulse crossing names its scheme and its spacing evidence before signoff, and any "two flops" on a pulse path is a review defect, not a style comment. Add the width analysis to the standard checklist alongside the structural report, so the gap found here becomes a gate every design passes. This is the Trade-off step applied to process: one checklist row against every future bring-up week.

    The four re-proof steps after patching a crossing.
    Re-proof order after a crossing patch: structure, liveness, simulation, then review.

    Interview

    Close with the process change, not the circuit. Senior candidates are hired for the checklist row that prevents the next escape, not just the synchroniser that fixed this one.

    Check yourself Why must the liveness proof be re-run after the patch, even for a textbook handshake?

    Because the proof covers the implemented protocol under all alignments, and the patch replaced the protocol. A textbook scheme wired into new surrounding logic is a new claim needing a new proof.

    Related topics

    • Next: Async FIFO Pointer Mismatch

    • Four-phase req/ack

    Previous

    159 / 179

    Next: Scenario: Async FIFO Pointer Mismatch

    Up next

    Up nextScenario: Async FIFO Pointer Mismatch

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • The Scenario