Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • CDC/RDC Glossary
  • CDC/RDC Metrics Reference
  • CDC/RDC Interview Prep
  • CDC/RDC Signoff Cheatsheet
  • Clock Domains and Failure Modes8
  • Metastability and Synchronizers16
  • CDC Protocols and Handshakes16
  • Reconvergence and Gray Coding16
  • Reset Domain Crossing16
  • Architecture and Design Rules16
  • CDC Signoff Methodology24
  • RDC Signoff16
  • Debug and Case Studies11
  • CDC and RDC Interview Prep30
    • CDC/RDC Whiteboard Framework
    • CDC/RDC Framework Drills
    • Scenario: Metastability Bug
    • Scenario: Metastability Escape in Silicon Bring-up
      • The Scenario
      • What Evidence Exists
      • Fix and Process Change
    • Scenario: Async FIFO Pointer Mismatch
    • Scenario: Waiver Debate
    • Scenario: RDC Waiver Under Tapeout Pressure
    • CDC/RDC Interview Q&A Bank
    • CDC/RDC Interview Q&A Bank (Expanded)
  • Capstone: Sign Off a Multi-clock Peripheral4
Loading lesson

‹Scenario: Metastability Escape in Silicon Bring-up
  1. Topics
  2. CDC & RDC
  3. CDC and RDC Interview Prep
  4. Scenario: Metastability Escape in Silicon Bring-up
  5. What Evidence Exists

Part 10 · Interview Prep · All levels

What Evidence Exists

Sorting bring-up logs, simulation passes, and analysis reports by what each can prove.

Bring-up arguments go wrong when every piece of evidence is treated as equal. Sort what exists into three piles: what the logs prove, what the clean simulation proved, and what nobody has produced yet.

Evidence

What it proves

What it does not prove

Bring-up logs

The hang is real, corner-correlated, and intermittent with retry recovery.

Where the fault is: logs show symptoms, not crossings.

Clean simulation

The protocol works when every capture resolves cleanly at nominal timing.

Corner behaviour: ideal clocks have no window, no skew, and no derating.

Structural report

Whether the pulse path has a legal pulse synchroniser or just two flops.

Whether the protocol is correct under all alignments.

Missing: width analysis

Nothing yet: nobody has compared the pulse width against the slow period at the corner.

This is the gap the interview answer must name.

Missing: liveness proof

Nothing yet: no formal check that every source event yields exactly one destination event.

Simulation traffic cannot cover every alignment.

The honest summary sounds like this: the logs prove a corner-dependent intermittent hang; simulation proves the nominal protocol; nothing yet proves the pulse is capturable at the corner or that the protocol is live under all alignments. That sentence is the Assumption and Evidence steps of the framework, and it tells the team exactly what to produce next. The methods behind each pile are taught in Why Simulation Misses CDC and Formal CDC Checks.

Common pitfall

Letting the clean simulation outrank the failing silicon. A passing model of nominal timing cannot veto a corner-correlated physical failure; the model is missing the physics, not the silicon missing the point.

Check yourself Which missing evidence distinguishes a lost pulse from a metastability escape here?

The width analysis: pulse width against the slow sampling period at the corner. If the pulse can fall between slow edges, the loss mechanism needs no metastability at all.

Related topics

  • Next: Fix and Process Change

  • Formal protocol checks

Previous

158 / 179

Next: Fix and Process Change

Up next

Up nextFix and Process Change

Sign in to save progress

Practice this lessonReport an error