Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • CDC/RDC Glossary
  • CDC/RDC Metrics Reference
  • CDC/RDC Interview Prep
  • CDC/RDC Signoff Cheatsheet
  • Clock Domains and Failure Modes8
  • Metastability and Synchronizers16
  • CDC Protocols and Handshakes16
  • Reconvergence and Gray Coding16
  • Reset Domain Crossing16
  • Architecture and Design Rules16
  • CDC Signoff Methodology24
  • RDC Signoff16
  • Debug and Case Studies11
  • CDC and RDC Interview Prep30
    • CDC/RDC Whiteboard Framework
    • CDC/RDC Framework Drills
    • Scenario: Metastability Bug
    • Scenario: Metastability Escape in Silicon Bring-up
    • Scenario: Async FIFO Pointer Mismatch
    • Scenario: Waiver Debate
      • The Scenario
      • Arguments For and Against
      • A Defensible Outcome
    • Scenario: RDC Waiver Under Tapeout Pressure
    • CDC/RDC Interview Q&A Bank
    • CDC/RDC Interview Q&A Bank (Expanded)
  • Capstone: Sign Off a Multi-clock Peripheral4
Loading lesson

‹Scenario: Waiver Debate
  1. Topics
  2. CDC & RDC
  3. CDC and RDC Interview Prep
  4. Scenario: Waiver Debate
  5. The Scenario

Part 10 · Interview Prep · All levels

The Scenario

A quasi-static bus waiver request with justification but no stability proof.

You are told: late in the project, the structural report carries one open item the team wants waived. A 16-bit configuration bus crosses from a control clock into a datapath clock with no synchroniser. The designers' justification reads: the bus is quasi-static, written only during initialisation while the datapath is held in reset, so no synchroniser is needed. The verification lead answers: no proof of that claim exists anywhere, and the register interface allows writes at any time. Tape-out review is in two weeks.

What is missing from the request

A waiver is a safety claim with evidence, and this one has the shape of a claim with adjectives. Missing: proof the bus is stable whenever the destination samples it, proof the interface cannot write during operation, and any statement of what happens if the assumption is wrong. The design lesson behind the dispute is Static by Construction: quasi-static is a contract with four parties, source stability, qualification, constraints, and review, and this request evidences none of them.

Interview

The interviewer is testing whether schedule pressure moves your technical bar. Name the pressure explicitly, "two weeks to review is real", then refuse to price it as evidence. That sentence is the whole seniority test.

Check yourself Why is "written only during initialisation" insufficient as a waiver justification?

It describes intent, not enforcement: without proof that writes are impossible during operation, through the interface, the constraints, or qualification logic, the claim is a hope about software behaviour, not a hardware guarantee.

Related topics

  • Next: Arguments For and Against

  • When to waive

Previous

167 / 179

Next: Arguments For and Against

Up next

Up nextArguments For and Against

Sign in to save progress

Practice this lessonReport an error

See also

  • A Defensible Outcome