CDC / RDC · All levels
MTBF & Synchronizer Math: Mechanism
Mechanism for MTBF & Synchronizer Math.
Mechanism to understand
Mechanism for MTBF & Synchronizer Math focuses on MTBF target vs product FIT budget, synchronizer latency budget. The goal is to convert issue observations into mechanism-backed closure decisions.
Metastability cannot be eliminated, only pushed beyond mission lifetime by adequate settle time, stage count, and frequency-aware design. Treat each warning as a behavior contract violation candidate, then prove whether it is real risk or tool noise.
Classify crossing type and data criticality.
State source/destination clock or reset relationship.
Identify when protocol semantics dominate topology choice.
System flow
CDC/RDC SIGNOFF FLOW — MTBF & Synchronizer Math
crossing inventory + reset map
|
v
crossing classification (level/pulse/bus/reset)
|
v
structure + protocol + reset checks
|
v
critical issues + waiver review
|
v
fix / validate / regress / signoffMTBF intuition
METASTABILITY MODEL
clock edge samples async input near transition
-> first flop may metastabilize
-> settle window before second flop sample
More settle time + better tau => higher MTBF.Layer responsibilities
CDC/RDC OWNERSHIP LAYERS — MTBF & Synchronizer Math
layer owns common failure
------------------ ----------------------------- -----------------------------
design intent crossing architecture wrong topology selected
protocol semantics req/ack, fifo, ordering liveness/deadlock bugs
reset behavior assert/deassert sequencing boot instability
analysis setup tool rules + waivers false confidence
signoff governance risk acceptance + dashboard stale critical waiversCDC/RDC deep dive
Metastability is managed risk, not eliminated risk.
Concept diagram
METASTABILITY FLOW
async event -> first sample may metastabilize
-> settle window
-> downstream sample confidenceMetric graph
MTBF TREND
target MTBF ---------
current design ____/Reports and artifacts
MTBF assumptions
synchronizer inventory
crossing class summary
critical waivers
Mini case study
Pulse sync chosen for a level signal caused intermittent stuck state under voltage stress.
Debug branches
Validate crossing class first
Check pulse width assumptions
Audit synchronizer template usage
Senior review question
Ask: what evidence proves this risk is closed for silicon, not just tool-clean?
Key takeaways
State crossing class, assumptions, and owner with every issue.
Run structural and dynamic regressions after each fix.
Common pitfalls
Treating all warnings as equivalent risk.
Waiving issues without containment evidence.
Skipping reset and reconvergence stress after CDC fixes.
Mechanism deep dive
Metastability cannot be eliminated, only pushed beyond mission lifetime by adequate settle time, stage count, and frequency-aware design.