Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • PD Flow Overview — RTL to GDSII
  • Data & Libraries — What PD Receives
  • Data and Libraries49
  • Floorplanning Expanded65
  • Power Planning57
  • Placement65
    • Global vs Detailed Placement
      • Global vs Detailed Placement — Mechanism
      • Global vs Detailed Placement — Inputs & Outputs
      • Global vs Detailed Placement — Reports & Metrics
      • Global vs Detailed Placement — Debug Playbook
      • Global vs Detailed Placement — Worked Example
      • Global vs Detailed Placement — Pitfalls & Red Flags
      • Global vs Detailed Placement — Interview Drills
      • Global vs Detailed Placement — Review Checklist
    • Congestion Analysis and Targeted Fixes
    • Legalization and Spacing Rule Integrity
    • Timing-Driven Placement Strategy
    • Scan-Chain-Aware Placement
    • Hierarchy and Physical Partitioning
    • Placement ECO and Incremental Flow
    • Placement Quality Metrics and Readiness Gates
    • Placement Tricky Q&A
  • Clock Tree Synthesis57
  • Routing65
  • Timing Closure81
  • Signal Integrity and Variation41
  • Power Signoff57
  • Physical Verification65
  • Physical Design Integration49
  • Signoff and Tapeout49
  • PD Interview Prep5
  • PD Closure Cheat Sheet
Loading lesson

‹Global vs Detailed Placement
  1. Topics
  2. Physical Design
  3. Placement
  4. Global vs Detailed Placement
  5. Global vs Detailed Placement — Mechanism

Physical Design · All levels

Global vs Detailed Placement — Mechanism

Mechanism for Global vs Detailed Placement (Placement).

On this page

    Physical and tool mechanism

    Global placement solves a continuous optimization problem over wirelength, density, and timing weights. Detailed placement maps this to legal sites while minimizing displacement. If GP leaves dense islands, DP can legalize but not restore routing capacity.

    Mechanism to narrate

    • Stage: Placement

    • Primary risk if ignored: High hotspot persistence causes post-CTS buffer explosion and routing deadlocks.

    • Evidence artifact: section-specific report or map

    Reference workflow

    Diagram
    1. Identify where Global vs Detailed Placement sits in the PD flow
    2. Name inputs consumed and outputs produced
    3. State the metric that proves success or failure
    4. Link to the next downstream stage that depends on this step

    Key takeaways

    • Narrate Global vs Detailed Placement using metrics, not tool commands alone.

    10+ year engineer lens

    A senior engineer does not describe Global vs Detailed Placement as a tool step. They explain what physical assumption changed, which report becomes trustworthy after that change, and which downstream owner can now make a decision.

    Boundary conditions to state

    • Which stage of the database is valid: pre-CTS, post-CTS, post-route, post-fill, or final signoff.

    • Which approximation is still present: estimated RC, ideal clock, abstracted macro, vectorless power, or waived PV rule.

    • Which downstream result depends on this mechanism: CTS skew and routing DRV closure depend on this stability..

    What top-company reviewers expect

    • You can point to Placement closure dashboard before proposing a fix.

    • You can separate a local symptom from a systematic methodology issue.

    • You can explain why the fix is reversible, bounded, and cheaper than the alternatives.

    Deep dive: how this shows up in real closure

    Placement converts floorplan assumptions into local density, timing, and congestion reality.

    Reports and artifacts to inspect

    • global placement congestion heatmap by layer and bin

    • density map: local cell density vs target utilization

    • pre-CTS timing: path wirelength, cell delay, net delay split

    • legalization summary: unplaced cells, overlaps, row/site errors

    Mini case study

    The block average utilization is 68%, but the router reports overflow near a soft macro. The correct read is that local density, not global utilization, is failing. Spread cells, adjust blockages, or revisit macro channels before detailed route.

    Debug branches

    • If average utilization is fine but route overflows, inspect local bins and macro pin access.

    • If detailed placement fails, check hard blockages, row definitions, multi-height rows, and fence size.

    • If timing regresses after spreading cells, separate congestion-critical nets from timing-critical nets.

    Senior review question

    Ask yourself: what single report line would prove this page's concept is either passing or failing?

    What changes at 10+ years

    • You are expected to predict what your fix can break before running it.

    • You should recognize when the issue is methodology, not one block's implementation.

    • You should communicate risk in tapeout language: owner, evidence, impact, mitigation, and decision date.

    Principal-level review bar

    Deep subpage pages in this course should be read like real closure review material. For a 10+ year PD engineer, the bar is not remembering terminology; it is making a release-quality decision under ambiguity.

    What excellent looks like

    • Names the failing metric, corner/mode, database tag, and analysis switches before proposing a fix.

    • Separates data, constraint, physical, tool, and methodology root causes instead of treating all failures as optimization problems.

    • Chooses experiments by information gain and reversibility, not by habit.

    • States regression blast radius across timing, route, power, PV, DFT, package, and tapeout manifest.

    • Turns recurring failures into methodology guardrails, dashboards, or checklist items.

    Closure note template

    Diagram
    STAFF / PRINCIPAL CLOSURE NOTE
    
    Context:
      stage: <pre-CTS | post-CTS | post-route | post-fill | signoff>
      tag: <database / netlist / SDC / library stack>
      failing metric: <exact report line>
      affected scope: <block / hierarchy / path group / power domain / region>
    
    Hypotheses:
      H1: <most likely physical or constraint mechanism>
      H2: <competing explanation>
      H3: <methodology or input-data issue>
    
    Decision:
      next experiment: <cheap check that can falsify H1>
      fix candidate: <minimal reversible change>
      rollback trigger: <metric that says the fix is wrong>
      regression set: <timing / route / power / PV / DFT / package>
      escalation owner: <team or reviewer>

    Tradeoffs a senior engineer must discuss

    Technical tradeoff

    Placement converts floorplan assumptions into local density, timing, and congestion reality. Explain not only the preferred fix, but what margin or schedule you are spending to get it.

    Cross-team tradeoff

    • What must RTL, synthesis, CAD, STA, DFT, package, IP, or foundry agree to before this decision is final?

    • Which artifact becomes the source of truth after the decision: report, waiver, manifest, ECO script, or methodology deck?

    • What is the cost of being wrong: one rerun, ECO churn, mask risk, performance loss, or silicon escape?

    Leadership communication

    Diagram
    "The current blocker is <metric> in <corner/mode/stage>. The leading cause is <mechanism>. I recommend <fix> because it is bounded and reversible. The regression surface is <domains>. If it fails, we escalate to <owner> with <evidence>."

    Key takeaways

    • Always connect the concept back to a measurable signoff artifact.

    • A fix is not complete until you can name the regression checks.

    Common pitfalls

    • Optimizing by habit instead of reading the current report.

    • Forgetting that a local fix can regress timing, routing, power, or PV elsewhere.

    Previous

    52 / 709

    Next: Power Planning Ring and Stripes — Mechanism

    Up next

    Up nextPower Planning Ring and Stripes — Mechanism

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Global vs Detailed Placement — Inputs & Outputs
    • Global vs Detailed Placement — Reports & Metrics
    • Global vs Detailed Placement — Debug Playbook