Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • CDC/RDC Glossary
  • CDC/RDC Metrics Reference
  • CDC/RDC Interview Prep
  • CDC/RDC Signoff Cheatsheet
  • Clock Domains and Failure Modes8
  • Metastability and Synchronizers16
  • CDC Protocols and Handshakes16
  • Reconvergence and Gray Coding16
  • Reset Domain Crossing16
  • Architecture and Design Rules16
  • CDC Signoff Methodology24
    • CDC Tool Flow
    • CDC Constraints and STA
      • How CDC Meets Timing
      • Clock Groups and False Paths
      • Bounded Delay Constraints
      • Constraint Reviews
    • CDC Waiver Policy
    • CDC Review Gate
    • CDC Signoff Dashboard
    • Formal and Simulation CDC Verification
  • RDC Signoff16
  • Debug and Case Studies11
  • CDC and RDC Interview Prep30
  • Capstone: Sign Off a Multi-clock Peripheral4
Loading lesson

‹CDC Signoff Methodology
  1. Topics
  2. CDC & RDC
  3. CDC Signoff Methodology
  4. CDC Constraints and STA

Part 7 · CDC Signoff Methodology · Advanced

CDC Constraints and STA

How CDC intent maps to timing constraints and static timing analysis: what is timed, what is excepted, and what is bounded.

  • 4topics
  • 4lessons

Every crossing is also a timing path, but asynchronous crossings cannot be timed like ordinary paths. This topic explains how CDC intent is expressed with three generic constraint concepts — clock groups, false paths, and bounded datapath delay limits — what static timing analysis then checks and stops checking, and how constraint reviews keep the exceptions honest.

Lesson

After it you can...

How CDC Meets Timing

Say what STA checks across clocks and why a synchroniser needs a bounded setup with no logic.

Clock Groups and False Paths

Judge when declaring clocks asynchronous or paths false is justified and what evidence it needs.

Bounded Delay Constraints

Explain why Gray pointers and crossing buses need a datapath-only delay bound.

Constraint Reviews

Review constraints against the crossing inventory and spot the typical mistakes.

Check yourself Why can an asynchronous crossing not simply be left as an ordinary timed path?

Because there is no fixed phase relationship for the analysis to check setup and hold against, so ordinary timing either fails spuriously or forces over-constraint. The crossing needs a synchroniser plus an explicit statement of intent instead.

Related topics

  • Start: How CDC Meets Timing

  • Setup: Clocks, Resets and Intent

  • RTL: Multicycle and False Paths

PreviousNext: How CDC Meets Timing

Up next

Up nextHow CDC Meets Timing

Sign in to save progress

Practice this lessonReport an error

See also

  • CDC Tool Flow
  • CDC Waiver Policy
  • CDC Review Gate