Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • CDC/RDC Glossary
  • CDC/RDC Metrics Reference
  • CDC/RDC Interview Prep
  • CDC/RDC Signoff Cheatsheet
  • Clock Domains and Failure Modes8
  • Metastability and Synchronizers16
  • CDC Protocols and Handshakes16
  • Reconvergence and Gray Coding16
  • Reset Domain Crossing16
    • Reset Deassertion CDC
    • Reset Sequencing
    • RDC Structural Checks
    • Reset Debug Playbook
      • Symptoms to Causes
      • Glitchy Reset Release
      • Partial Reset States
      • Debug Checklist
  • Architecture and Design Rules16
  • CDC Signoff Methodology24
  • RDC Signoff16
  • Debug and Case Studies11
  • CDC and RDC Interview Prep30
  • Capstone: Sign Off a Multi-clock Peripheral4
Loading lesson

‹Reset Debug Playbook
  1. Topics
  2. CDC & RDC
  3. Reset Domain Crossing
  4. Reset Debug Playbook
  5. Debug Checklist

Part 5 · Reset Domain Crossing · All levels

Debug Checklist

A compact checklist table for working any reset-domain failure to its root cause.

Work any reset failure top to bottom. Each step either clears a class of cause or produces the evidence the next step needs. Most failures resolve by step 4; steps 5 and 6 are for the ones that survive correct structure.

Step

Action

Clears / produces

1. Read the symptom

Match it against the symptoms table; name the class: reach, order, timing, over-clearing, or protocol

Halves the search before any waveform

2. Trace the reset nets

From the failing flops back to each reset source: synchroniser present, no combinational logic, live domain

Structural bugs: missing synchroniser, gated net, dead source

3. Check release order

Sequencer order and ready flags for the pair involved; test the adversarial order

Ordering bugs and unproven harmlessness claims

4. Sweep the release instant

Release at many points across the cycle; check for instant-dependent failure

Recovery/removal violations and glitchy paths

5. Check the reset scope

Cleared-versus-preserved list per reset kind against the spec; both halves of each protocol

Partial resets and warm-reset over-clearing

6. Close the loop

Fix, waive with evidence, or sequence; re-run the reproducing test plus the adversarial variants

A fix that holds beyond the nominal case

Keep the evidence from each step: the traced nets, the sequencer order, the sweep results, the scope table. A reset fix without the sweep result is a guess that the next boot may disprove; the checklist's job is to make “it passed once” an unacceptable stopping point.

Interview

Walk an interviewer through these six steps on any reset story: symptom class, net trace, order, sweep, scope, close. The vocabulary alone signals signoff experience: recovery/removal, synchronised release, ready flags, adversarial order, partial reset.

Check yourself A failure is fixed and passes its test once. Per the checklist, what remains before the fix is accepted?

Step 6's adversarial variants: sweep the release instant, reset one side only, and release in the wrong order. A single nominal pass does not close a reset bug.

Related topics

  • Symptoms to causes

  • Reading RDC findings

Previous

78 / 179

Next: Architecture and Design Rules

Up next

Up nextArchitecture and Design Rules

Sign in to save progress

Practice this lessonReport an error

See also

  • Symptoms to Causes
  • Glitchy Reset Release