Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • PD Flow Overview — RTL to GDSII
  • Data & Libraries — What PD Receives
  • Data and Libraries49
  • Floorplanning Expanded65
  • Power Planning57
  • Placement65
  • Clock Tree Synthesis57
  • Routing65
    • Global and Detailed Routing Convergence
    • Antenna Rules and Corrective Strategies
    • Metal Layer Planning and Capacity Management
    • Shielding, Tie Cells, and Signal Hygiene
      • Shielding, Tie Cells, and Signal Hygiene — Mechanism
      • Shielding, Tie Cells, and Signal Hygiene — Inputs & Outputs
      • Shielding, Tie Cells, and Signal Hygiene — Reports & Metrics
      • Shielding, Tie Cells, and Signal Hygiene — Debug Playbook
      • Shielding, Tie Cells, and Signal Hygiene — Worked Example
      • Shielding, Tie Cells, and Signal Hygiene — Pitfalls & Red Flags
      • Shielding, Tie Cells, and Signal Hygiene — Interview Drills
      • Shielding, Tie Cells, and Signal Hygiene — Review Checklist
    • Via Planning and Via Ladder Reliability
    • Route-Driven Timing Optimization
    • Special Nets and Power Routing Strategy
    • Routing DRC Debug and Forensic Workflow
    • Routing Tricky Q&A
  • Timing Closure81
  • Signal Integrity and Variation41
  • Power Signoff57
  • Physical Verification65
  • Physical Design Integration49
  • Signoff and Tapeout49
  • PD Interview Prep5
  • PD Closure Cheat Sheet
Loading lesson