Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • The NanoSoC Tour
  • Reading Path
  • SoC Glossary10
  • SoC Metrics Reference
  • SoC Cheatsheet
  • What SoC Integration Is12
  • Architecture and Budgets21
    • Partitioning and Hierarchy
    • Area Budgets
    • Timing Budgets Across Hierarchy
    • Power Budgets
    • Bandwidth Budgets
      • Workload to Bandwidth
      • Link Table and Sustained Rates
      • Spotting the Bottleneck
    • Budget Governance
    • Multi-Die and Chiplet View
  • Memory Maps and Address Decode26
  • Interconnect and Bus Fabrics26
  • Clock and Reset Architecture24
  • Power Architecture21
  • Interrupts, DMA and Peripherals15
  • Memories, Boot and Security21
  • IP Integration and Handoff21
  • Top-Level Verification and Bring-up21
  • Package, Pads and I/O18
  • Chip Signoff and Tapeout18
  • SoC Interview Prep16
  • Capstone: Integrate NanoSoC14
Loading lesson

←Architecture and Budgets
  1. Topics
  2. SoC Design
  3. Architecture and Budgets
  4. Bandwidth Budgets

Part 2 of 14Part 2 of 14/Architecture and BudgetsAll levels

Bandwidth Budgets

Workload to bandwidth and latency requirements, the NanoSoC link table, and spotting the bottleneck link.

  • 3topics
  • 3lessons

Bandwidth is the budget with the most moving parts: every master has a demand, every link has a peak and a sustained rate, and the workload decides which link binds. NanoSoC's link table is fully worked — 384.0 MB/s peak per fabric link, 361.4 sustained with long bursts, 19.2 through the slow peripheral bridge — and this topic teaches how to turn workloads into demands, read that table, and name the bottleneck before simulation does. For the memory-system side see Memory Bandwidth and Latency; for the maths of outstanding transactions see Little's Law.

Lesson

After it you can...

Workload to Bandwidth

Turn a NanoSoC workload into a bandwidth and latency demand.

Link Table and Sustained Rates

Read the link table and prove any sustained rate in it.

Spotting the Bottleneck

Name the binding link for any workload mix and fix it.

Suggested order: top to bottom. Price the demand first, then the supply, then compare them. For interface-level budgeting see Bandwidth & Latency Budgeting; for sustained-rate maths see Peak and Sustained Bandwidth.

Check yourself What are the three steps of a bandwidth budget?

Demand from the workload in MB/s, supply from the link table in sustained MB/s, and the comparison that names the bottleneck link with its headroom.

Expect a workload and a link table. Compute demand, read supply, name the bottleneck — out loud, with the burst efficiency applied.

PreviousNext: Workload to Bandwidth

Up next

Up nextWorkload to Bandwidth

Sign in to save progress

Practice this lessonPrevious lessonReport an error

See also

  • Partitioning and Hierarchy
  • Area Budgets
  • Timing Budgets Across Hierarchy