Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • STA Glossary
  • STA Metrics Reference
  • STA Mastery Cheatsheet
  • Timing Paths and Checks16
  • Constraints & SDC Fundamentals20
  • Delay Graph & Path Analysis16
    • Graph Traversal & Slack
    • Cell vs Net Delay Budgets
    • Path Group Prioritization
    • Report Timing Deep Read
      • Anatomy of a Path Report
      • Reading the Clock Paths
      • Reading the Data Path
      • Common Misreadings
  • Beyond Setup and Hold16
  • Multi-Corner Multi-Mode Signoff16
  • OCV, AOCV, POCV and Variation16
  • Crosstalk and Noise16
  • ECO and Closure16
  • STA Debug Playbook16
  • STA Interview Prep26
  • Capstone Timing Signoff Lab4
Loading lesson

‹Report Timing Deep Read
  1. Topics
  2. Static Timing Analysis
  3. Delay Graph & Path Analysis
  4. Report Timing Deep Read
  5. Reading the Clock Paths

Part 3 · Delay Graph and Path Analysis · All levels

Reading the Clock Paths

The clock sections show launch and capture latency, uncertainty and the pessimism-removal credit; they often explain a slack that the data path does not.

On this page

    Why it matters

    When two paths with the same data delay have different slack, the difference is in the clock sections. Reading them tells you whether skew, uncertainty or a pessimism credit is responsible, and whether a fix belongs to the clock side.

    The lines to read

    Line

    Question to ask

    Launch clock network delay

    Is it close to the capture side? A large difference is skew

    Capture clock network delay

    Is the capture flop in a region with systematically later clocks?

    Clock uncertainty

    Does the value match the documented budget for this clock and check?

    Clock reconvergence pessimism (credit)

    Is the credit present and plausible? A missing credit on close flops is suspicious

    Source latency lines

    Present when the clock enters the block with delay

    Diagram
    # the same path with the pessimism credit shown (illustrative)
      clock network delay (propagated)      0.35     2.35
      clock reconvergence pessimism         0.04     2.39
      clock uncertainty                    -0.10     2.29
      library setup time                   -0.10     2.19
      data required time                             2.19
    example.py
    1
    2
    3
    4
    5
    6
    7
    arrival = 1.20
    required_no_credit = 2.00 + 0.35 - 0.10 - 0.10
    required_with_credit = required_no_credit + 0.04
    assert abs(required_no_credit - 2.15) < 1e-9 and abs(required_with_credit - 2.19) < 1e-9
    slack_no, slack_with = required_no_credit - arrival, required_with_credit - arrival
    assert abs(slack_no - 0.95) < 1e-9 and abs(slack_with - 0.99) < 1e-9
    print("PASS: the pessimism credit adds", round(slack_with - slack_no, 2), "ns of slack")

    The credit line adds 0.04 ns to the required time, changing the slack from 0.95 to 0.99 ns. On a violating path, that credit can be the difference between passing and failing, which is why comparisons must be made with the same setting. For a path near zero slack, checking the credit is part of the standard read.

    What the review looks for

    • Capture and launch latencies in the report match the clock tree plan; a surprising value points to a clock tree problem.

    • Uncertainty matches the constraint; a different number means a different constraint was applied.

    • Credit lines are present in signoff reports and absent only where launch and capture share no path.

    Common pitfall

    Blaming the data path for a violation that is mostly skew. If launch latency is 0.25 ns later than capture latency, the clock sections show the loss. Fixing logic that is fine wastes effort.

    Interview

    Say that you read clock sections first when the data path looks reasonable but the slack is negative.

    Check yourself A path has data arrival 1.10 ns and required time 1.00 ns. The logic looks fine. Where do you look?

    At the clock sections: skew between launch and capture, uncertainty and the pessimism credit. The 0.10 ns shortfall may be a clock-side effect rather than data delay.

    Related topics

    • Anatomy of a Path Report

    • Next: Reading the Data Path

    • Common Path Pessimism Removal

    Previous

    55 / 183

    Next: Reading the Data Path

    Up next

    Up nextReading the Data Path

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Common Misreadings