Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • Start Here4
  • UVM Foundations14
  • UVM Phases & Simulation Lifecycle26
  • Factory & Configuration15
  • Transaction-Level Modeling (TLM)13
  • UVM Sequences & Stimulus21
  • UVM Agents & Protocol VIP21
  • Environment & Test Classes11
  • Checking & Coverage in UVM21
  • UVM Register Abstraction Layer (RAL)22
  • Advanced UVM in Practice13
  • Debug & Regression10
  • Coding Practice47
    • How to Use This Course
    • Whiteboard Delivery Framework
    • Scoreboard Coding
    • Monitor & Driver Coding
    • Sequences Coding
    • TLM & Analysis
    • RAL & Adapters
      • Reg Block & Field Access
      • Reg Adapter reg2bus / bus2reg
      • Backdoor & Frontdoor Peek/Poke
      • RAL Tricky Q&A
    • Factory & config_db
    • Phases & Objections
    • Env & Test Architecture
    • Debug Broken Testbench
    • Mock Interview Sets
    • Senior UVM Coding Cheat Sheet
  • Verification in Industry Practice10
  • Senior Prep: Architecture, Leadership and Interviews32
Loading lesson

←RAL & Adapters
  1. Topics
  2. UVM Verification
  3. Coding Practice
  4. RAL & Adapters
  5. Backdoor & Frontdoor Peek/Poke
On this page

    UVM Coding PracticeSenior

    Backdoor & Frontdoor Peek/Poke

    peek/poke vs read/write through bus.

    Interview prompt

    When use poke vs write for bring-up?

    Diagram
    WHITEBOARD CHAIN
    
    1. DECLARE    interfaces / types / ports you need
    2. SKELETON   class extends + utils macro + key methods
    3. MECHANISM  fill one critical method while narrating
    4. PITFALL    name one bug juniors make on this pattern
    5. TEST       how you would smoke-test the component
    • poke: fast init without bus — backdoor HDL path

    • write: exercises adapter + driver — frontdoor bus path

    • peek: read flop directly; read: bus read through adapter

    Reference sketch (≤40 lines)

    design.sv
    1
    2
    3
    4
    // frontdoor
    reg.write(status, .path(UVM_FRONTDOOR));
    // backdoor poke
    reg.poke(.value(32'h1), .path(UVM_BACKDOOR));

    Mechanism to narrate

    • Bring-up: poke registers before bus works

    • Regression: frontdoor write/read validates adapter+driver

    • peek/poke bypass bus — do not skip adapter testing forever

    Smoke test (5 minutes)

    • Narrate bring-up order: poke CTRL, then frontdoor read STATUS.

    • State when you would waive frontdoor on broken bus.

    Common pitfalls

    • Only poke in regression — adapter never tested.

    • peek after bus write without predict — mirror mismatch.

    Previous

    215 / 280

    Next: RAL Tricky Q&A

    Up next

    Up nextRAL Tricky Q&A

    Sign in to save progress

    Practice this lessonPrevious lessonReport an error

    See also

    • Reg Block & Field Access