Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • Start Here4
  • UVM Foundations14
  • UVM Phases & Simulation Lifecycle26
  • Factory & Configuration15
  • Transaction-Level Modeling (TLM)13
  • UVM Sequences & Stimulus21
  • UVM Agents & Protocol VIP21
  • Environment & Test Classes11
  • Checking & Coverage in UVM21
  • UVM Register Abstraction Layer (RAL)22
  • Advanced UVM in Practice13
  • Debug & Regression10
  • Coding Practice47
    • How to Use This Course
    • Whiteboard Delivery Framework
    • Scoreboard Coding
    • Monitor & Driver Coding
    • Sequences Coding
    • TLM & Analysis
      • Analysis Port Fanout
      • Blocking TLM FIFO
      • Subscriber Compare Hook
      • TLM Tricky Q&A
    • RAL & Adapters
    • Factory & config_db
    • Phases & Objections
    • Env & Test Architecture
    • Debug Broken Testbench
    • Mock Interview Sets
    • Senior UVM Coding Cheat Sheet
  • Verification in Industry Practice10
  • Senior Prep: Architecture, Leadership and Interviews32
Loading lesson

‹TLM & Analysis
  1. Topics
  2. UVM Verification
  3. Coding Practice
  4. TLM & Analysis
  5. Blocking TLM FIFO

UVM Coding PracticeSenior

Blocking TLM FIFO

uvm_tlm_fifo between producer and consumer.

On this page

    Interview prompt

    When use uvm_tlm_fifo instead of direct analysis connect?

    Diagram
    WHITEBOARD CHAIN
    
    1. DECLARE    interfaces / types / ports you need
    2. SKELETON   class extends + utils macro + key methods
    3. MECHANISM  fill one critical method while narrating
    4. PITFALL    name one bug juniors make on this pattern
    5. TEST       how you would smoke-test the component

    Reference sketch (≤40 lines)

    design.sv
    1
    2
    3
    4
    5
    uvm_tlm_fifo #(txn) fifo;
    // producer task
    fifo.put(t);
    // consumer task
    fifo.get(got);

    Use a FIFO when producer and consumer run in different tasks/phases and rates differ — predictor bursts while scoreboard compares slowly. Analysis push is fire-and-forget; FIFO adds blocking backpressure.

    Mechanism to narrate

    • blocking put waits if fifo full (bounded depth)

    • blocking get waits if fifo empty

    • Decouples threads without losing transactions

    Smoke test (5 minutes)

    • Producer faster than consumer — consumer still receives all items.

    • Set depth=1 — producer stalls until consumer gets.

    Common pitfalls

    • Unbounded fifo on stress — memory growth.

    • Using fifo for broadcast — use analysis fanout instead.

    Previous

    210 / 280

    Next: Subscriber Compare Hook

    Up next

    Up nextSubscriber Compare Hook

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • TLM Tricky Q&A