Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Puzzle Bank
  • SystemVerilog Language Puzzles25
  • Difficulty Guide
  • Full Topic Map
  • Interview-Day Tips
  • OOP & Testbench Puzzles25
  • Concurrency & Timing Puzzles25
  • Randomization & Constraint Puzzles25
  • SVA Assertion Puzzles25
  • Functional Coverage Puzzles25
    • Covergroup and Coverpoint Puzzles
    • Cross Coverage Puzzles
    • Coverage Options Puzzles
    • Coverage Closure and Sampling Timing Puzzles
      • Sampling region off-by-one on state bins
      • Unreachable bin from stimulus constraints
      • Manual sample called at wrong phase
      • get_coverage vs get_inst_coverage interpretation
      • Unreachable cross tuple from protocol rules
      • at_least threshold causes closure plateau
    • Functional Coverage Puzzles: Tricky Q&A
  • Logic & Aptitude Puzzles25
  • Scenario & Debug Puzzles25
  • Interview Prep: Puzzle Rounds5
  • DV Puzzle Cheatsheet
Loading lesson

‹Coverage Closure and Sampling Timing Puzzles
  1. Topics
  2. DV Interview Puzzles
  3. Functional Coverage Puzzles
  4. Coverage Closure and Sampling Timing Puzzles
  5. Unreachable bin from stimulus constraints

VLSI DV Interview Puzzles · All levels

Unreachable bin from stimulus constraints

Why does this coverpoint plateau at 75% forever, and what is the correct closure action?

On this page

    Puzzle

    Difficulty: Easy · Puzzle 2 of 6 · Topic: Coverage Closure and Sampling Timing Puzzles

    Why does this coverpoint plateau at 75% forever, and what is the correct closure action?

    Code

    design.sv
    1
    2
    3
    4
    5
    6
    7
    8
    9
    10
    11
    12
    13
    class tr;
      rand bit [1:0] opcode;
      constraint legal_c { opcode inside {[0:2]}; }
    endclass
    
    covergroup cg with function sample(bit [1:0] opcode);
      cp_opcode: coverpoint opcode {
        bins op0 = {0};
        bins op1 = {1};
        bins op2 = {2};
        bins op3 = {3};
      }
    endgroup

    Hint

    Check whether op3 can ever be generated under legal_c.

    Step-by-step solution

    Diagram
    1) Constraint legal_c allows only 0,1,2.
    2) Bin op3 is unreachable by construction.
    3) Maximum achievable legal hit bins are 3 of 4 -> 75% ceiling.
    4) Closure fix is to align coverage model with stimulus/spec (ignore or remove op3, or broaden legal space intentionally).

    Answer

    Answer: Coverage ceiling is 75% because op3 is unreachable. This is a model mismatch, not a random stimulus deficiency.

    Why candidates get it wrong

    Teams often burn regression time trying to close a mathematically unreachable bin.

    Interviewer follow-up

    What evidence would you include in a waiver request for op3?

    Related topics

    • Back to Coverage Closure and Sampling Timing Puzzles

    • Functional Coverage Puzzles section

    Previous

    149 / 210

    Next: Manual sample called at wrong phase

    Up next

    Up nextManual sample called at wrong phase

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • get_coverage vs get_inst_coverage interpretation
    • Unreachable cross tuple from protocol rules
    • at_least threshold causes closure plateau