Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • DFT Metrics Reference
  • DFT Glossary
  • Reading Path
  • Scan Fundamentals61
  • Compression & Diagnosis61
    • Compression Architectures
    • Pattern Volume Tradeoffs
    • Diagnosis & Yield Learning
      • Diagnosis & Yield Learning: Mechanism
      • Diagnosis & Yield Learning: Inputs & Outputs
      • Diagnosis & Yield Learning: Reports & Metrics
      • Diagnosis & Yield Learning: Debug Playbook
      • Diagnosis & Yield Learning: Worked Example
      • Diagnosis & Yield Learning: Pitfalls & Red Flags
      • Diagnosis & Yield Learning: Interview Drills
      • Diagnosis & Yield Learning: Review Checklist
      • Diagnosis & Yield Learning: Theory Deep Dive
      • Diagnosis & Yield Learning: Design Space
      • Diagnosis & Yield Learning: Expanded Case Study
      • Diagnosis & Yield Learning: Step-by-Step Walkthrough
      • Diagnosis & Yield Learning: Comparison Matrix
      • Diagnosis & Yield Learning: Software / Programmer View
      • Diagnosis & Yield Learning: Silicon PPA Impact
    • Compression Debug
    • Compression & Diagnosis: Tricky Q&A
  • ATPG & Pattern Generation61
  • MBIST & LBIST61
  • Boundary Scan & JTAG61
  • Test Timing & Power61
  • DFT Physical Integration61
  • DFT Interview Prep61
  • DFT / ATPG Cheatsheet
Loading lesson

‹Diagnosis & Yield Learning
  1. Topics
  2. Design for Test
  3. Compression & Diagnosis
  4. Diagnosis & Yield Learning
  5. Diagnosis & Yield Learning: Theory Deep Dive

DFT / ATPG · All levels

Diagnosis & Yield Learning: Theory Deep Dive

Theory Deep Dive for Diagnosis & Yield Learning.

On this page

    Foundational theory

    Diagnosis & Yield Learning is central to Compression & Diagnosis. Fail logs and diagnosis map failing signatures back to likely defect sites, enabling systematic yield learning loops with design and process teams. Senior DFT engineers tie metric movement to architecture assumptions, constraints, and silicon evidence rather than isolated tool output.

    Core concepts explained

    • Fail logs and diagnosis map failing signatures back to likely defect sites, enabling systematic yield learning loops with design and process teams.

    • Primary metric: diagnosis resolution, top failing buckets, yield learning turnaround

    • Primary artifact: diagnosis report, fail-log bucket table, yield pareto dashboard

    • Owners: product test owner, yield engineer, DFT lead

    • Controllability and observability must be explicit

    • Production-quality requires reproducible pattern and tester tags

    Why this matters at release

    At release, Diagnosis & Yield Learning issues can create coverage escapes, unstable production bins, or long debug loops. Compression is a quality-and-cost optimization, not just a ratio target.

    Mental model

    Diagram
    fail logs -> suspect list -> diagnosis buckets -> yield pareto -> design/process action
    
    The loop is valuable only with consistent signatures and tagging.

    Worked intuition

    1. Name failing metric and scenario context (mode, lot/corner, program).

    2. Open diagnosis resolution, top failing buckets, yield learning turnaround trend and isolate dominant failing bucket.

    3. Trace architecture assumptions and legality constraints.

    4. Check compression, clocking, and unknown handling dependencies.

    5. Collect diagnosis report, fail-log bucket table, yield pareto dashboard and confirm run tags.

    6. Classify issue: model/constraint, physical/test setup, or real defect signal.

    7. Propose minimal fix and list timing/power/quality regression checks.

    Common misconceptions

    • Coverage percent alone proves release readiness.

    • More compression always means better outcome.

    • Silicon mismatch can be debugged without pattern/tester traceability.

    • Shift timing and test power can be signed independently.

    Visual reinforcement

    Diagnosis feedback loop

    Diagram
    fail logs -> suspect list -> diagnosis buckets -> yield pareto -> design/process action
    
    The loop is valuable only with consistent signatures and tagging.

    Layer responsibilities

    Diagram
    DFT OWNERSHIP LAYERS - Diagnosis & Yield Learning
    
    layer              owns                         failure mode
    ----------------   --------------------------   -------------------------
    rtl/architecture   scanability hooks            uncontrollable logic
    atpg/constraints   legal pattern intent         aborts, low coverage
    physical/clocking  chain route + test clocks    shift hold/timing escapes
    tester/program     pattern apply integrity      false binning / bad fails
    quality signoff    release criteria             escapes or schedule slip

    DFT deep dive

    Compression saves tester time only when diagnosis observability remains credible.

    Concept diagram

    Diagram
    COMPRESSION LOOP
    
    EDT/decompressor -> compressed patterns -> compactor responses -> diagnosis

    Metric graph

    Diagram
    PATTERN vs COVERAGE
    
    coverage up   -> pattern count up
    compression up -> pattern count down (until aliasing risk)

    Reports and artifacts

    • compression ratio dashboard

    • pattern count trend

    • X-source report

    • diagnosis bucket summary

    Mini case study

    Compactor overflow plus unknown inflation caused false diagnosis; masking policy and channel map corrected.

    Debug branches

    • Separate X issues from silicon defects

    • Replay failing patterns uncompressed

    • Track tester memory budget

    Senior review question

    Ask: what evidence proves this DFT decision is safe for production?

    Key takeaways

    • State metric, lot/corner context, and pattern tag with every claim.

    • Treat timing, power, and quality as one signoff problem.

    Common pitfalls

    • Chasing coverage without legality checks.

    • Ignoring test-power side effects of pattern changes.

    • Debugging silicon without reproducible tags.

    Theory reinforcement

    Compression is a quality-and-cost optimization, not just a ratio target.

    This content block can't be displayed here.

    Block type: unknown

    Previous

    104 / 493

    Next: Diagnosis & Yield Learning: Design Space

    Up next

    Up nextDiagnosis & Yield Learning: Design Space

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Diagnosis & Yield Learning: Mechanism
    • Diagnosis & Yield Learning: Inputs & Outputs
    • Diagnosis & Yield Learning: Reports & Metrics