Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • RTL Foundations36
  • Combinational Design25
  • Sequential Design27
  • FSM & Control27
  • Timing & Clocking39
  • Reset & CDC34
    • Reset Architecture
    • Metastability and Synchronisation
    • Asynchronous FIFO
    • CDC Protocols
    • Reset Domain Crossing
      • RDC Is CDC Plus Reset Asymmetry
      • Reset Isolation Pattern
      • Quiescent State Before Reset Release
      • RDC Signoff Checklist
      • Recovery, Removal and Verification Focus
    • CDC Verification
  • Memory & Buses57
  • Advanced RTL28
  • Senior & Interview76
  • Glossary and Notation
Loading lesson

‹Reset & CDC
  1. Topics
  2. RTL Design
  3. Reset & CDC
  4. Reset Domain Crossing

Part 6 · Reset & CDC · Intermediate

Reset Domain Crossing

How one-sided resets break crossings, and the isolation, ordering, and timing checks that fix them.

  • 5topics
  • 5lessons

Topics in this section

  1. 1RDC Is CDC Plus Reset Asymmetry1 lesson
  2. 2Reset Isolation Pattern1 lesson
  3. 3Quiescent State Before Reset Release1 lesson
  4. 4RDC Signoff Checklist1 lesson
  5. 5Recovery, Removal and Verification Focus1 lesson
On this page

    A crossing is safe while both sides follow the protocol. Reset domain crossing covers a reset hitting one side while the other keeps running.

    Lessons in this topic

    5 lessons, about 22 min

    1. 1RDC Is CDC Plus Reset AsymmetryYou can name the three kinds of reset damage at a crossing and explain why a structural CDC check does not find them.4 min
    2. 2Reset Isolation PatternYou can make a handshake tolerate the other side's reset with an armed flag and a link_ready interlock, and place isolation cells with the right control.7 min
    3. 3Quiescent State Before Reset ReleaseYou can define a quiescent crossing, quiesce a block before reset, and gate a sender on a synchronised readiness flag from the receiver.3 min
    4. 4RDC Signoff ChecklistYou can work through the RDC signoff checklist and give the one-minute answer to how reset is signed off.4 min
    5. 5Recovery, Removal and Verification FocusYou can explain recovery and removal in one sentence each, say what the reset synchroniser does for them, and describe a test for reset ordering.4 min

    Interview

    “What is RDC?” Crossing problems caused by resets: a signal that comes from a flop in reset, protocol state that is mismatched after a one-sided reset, and reset release ordering. Mention reset isolation, coordinated resets and quiescing.

    Check yourself A watchdog resets the consumer domain only. The producer, in another domain, is mid-transfer. What are the risks?

    The consumer loses its protocol state and its data; the producer may keep waiting for an acknowledge, or the consumer may process a stale request again after reset (a duplicate). The crossing needs a defined behaviour for one-sided resets.

    Revision sheet

    The whole topic on one page, taken from each lesson's Remember box. Read it before an interview, or print it.

    RDC Is CDC Plus Reset Asymmetry

    • Reset-value leakage: a flop in reset drives its reset value across, and the other side takes it for data.

    • Protocol mismatch: one side forgets the handshake state while the other remembers it, which gives duplicates.

    • The asynchronous reset edge itself can change even a single-bit control signal inside the receiver's window.

    Rule of thumb: do not reset data buses that cross; reset control, and mark data invalid while in reset.

    Reset Isolation Pattern

    • Do not reset data that crosses. A destination that is not armed acknowledges an old request without capturing it.

    • Block acceptance until recovery completes, using link_ready_s from an always-on controller.

    • Isolate asserts before the block resets and releases after it is stable. The isolate control must come from a domain that is not being reset.

    Rule of thumb: use both: isolation at block boundaries and tolerance inside the crossing.

    Quiescent State Before Reset Release

    • Quiescent means no transfer in flight, handshake wires idle, FIFOs empty, and both sides knowing the other's state.

    • Before a planned reset, stop sending and drain what is in flight. Then reset.

    • A synchronised alive flag may stay high for several cycles after a remote reset. It does not detect an unexpected reset.

    Rule of thumb: the receiver announces readiness and the sender waits; do not rely on a fixed release delay.

    RDC Signoff Checklist

    • Same reset pin does not mean same release time. Protocol tolerance or sequencing is still needed.

    • The cheapest RDC test is a randomised reset test on every crossing: reset either side at random times, then check traffic resumes with no duplicate or corrupted word.

    • Every tool waiver needs a reason, and someone other than the RTL author reviews the list after each reset-structure change.

    Rule of thumb: structure, crossings, ordering, timing, and a randomised reset test.

    Recovery, Removal and Verification Focus

    • Removal is the hold-like window: reset must stay asserted for a short time after the edge. Recovery is the setup-like window: reset must release before the next edge.

    • The two windows are narrow, here about 4.5 % of a 10 ns cycle together. The synchroniser moves the release clear of removal.

    • STA checks both windows for every flop with an asynchronous reset, across the required corners.

    Rule of thumb: a raw asynchronous release may meet the windows by chance; it cannot guarantee it.

    Practise it

    • Mini project: a two-clock block with a handshake, an async FIFO and a hostile test

    • Practice question: Debugging metastability from asynchronous reset deassertion

    • Code lab: Reset domain crossing

    • Interview: run a mock interview on this topic

    PreviousNext: RDC Is CDC Plus Reset Asymmetry

    Up next

    Up nextRDC Is CDC Plus Reset Asymmetry

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Reset Architecture
    • Metastability and Synchronisation
    • Asynchronous FIFO