Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • Logic Synthesis Glossary
  • Logic Synthesis Cheatsheet
  • Synthesis Foundations14
    • Synthesis Flow Overview
      • What Synthesis Does
      • The Five Flow Stages
      • Why Constraints Change the Netlist
      • A Small Design Through Yosys
      • Concepts, Not Commands
    • Synthesizable RTL and Inference
    • Reading Netlists and Reports
  • Logic Optimisation and Mapping20
  • Constraints and Timing15
  • Sequential, FSM and Memory19
  • Datapath Synthesis14
  • Area, Power and Test14
  • Verification, ECO and Handoff15
  • Flows and Debugging15
  • Interview and Judgment11
Loading lesson

‹Synthesis Flow Overview
  1. Topics
  2. Logic Synthesis
  3. Synthesis Foundations
  4. Synthesis Flow Overview
  5. Concepts, Not Commands

Part 1 · Synthesis Foundations · Intermediate

Concepts, Not Commands

Commercial tools share these concepts with different commands; what this course uses.

On this page

    Same concepts, different commands

    A commercial synthesis tool covers the same concepts but may iterate, merge, or reorder steps under different command names. Its reports differ in layout while carrying the same content: cells, counts, area, and timing.

    Nothing in this topic is commercial-tool syntax. Command names here are Yosys passes, and constraint sketches are labelled illustrative.

    What this course uses

    Tool

    Role in this course

    Yosys with ABC

    The runnable tool: elaboration, optimisation, mapping, and reporting on small designs.

    Tool-neutral flow

    The five-stage model by concept, so each idea transfers across tools.

    Python models

    Small programs that check the arithmetic behind reports and tradeoffs.

    Yosys behaviour is described only where it is certain. Pass names such as proc, opt, techmap, abc, and stat are the vocabulary.

    How to read each lesson

    A number from a runnable block is backed by an assertion in that block. A wrong number fails the run, so the text can quote it safely.

    Anything else is labelled where it stands: illustrative sketches say illustrative, and EXAMPLE parameters carry units with substituted values. Invented reports never pose as tool output.

    Common pitfall

    Carrying a Yosys pass name into another tool misleads. Keep the concept and look up that tool's own command.

    Interview

    Likely probes: why this course teaches on Yosys, and what transfers.

    • The stages and tradeoffs transfer; the command spellings do not.

    • Reports everywhere answer the same questions: which cells, how many, what area, what timing.

    • Constraints steer every tool, so the constraints lesson matters most.

    Check yourself A new team uses a different synthesis tool. Which parts of this topic still apply?

    The five-stage model, the input-output contract, and the constraint tradeoffs. Only the Yosys pass names stay behind.

    Check yourself A lesson sketch shows constraints without an assertion. How should the text label it?

    As illustrative. Only asserted runnable output may be quoted as tool behaviour.

    Related topics

    • What synthesis does

    • Scripted Flows and Regression

    • Equivalence Checking

    Previous

    7 / 139

    Next: Synthesizable RTL and Inference

    Up next

    Up nextSynthesizable RTL and Inference

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • What Synthesis Does
    • The Five Flow Stages
    • Why Constraints Change the Netlist