Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • CDC/RDC Glossary
  • CDC/RDC Metrics Reference
  • CDC/RDC Interview Prep
  • CDC/RDC Signoff Cheatsheet
  • Clock Domains and Failure Modes8
  • Metastability and Synchronizers16
  • CDC Protocols and Handshakes16
  • Reconvergence and Gray Coding16
  • Reset Domain Crossing16
  • Architecture and Design Rules16
  • CDC Signoff Methodology24
  • RDC Signoff16
  • Debug and Case Studies11
  • CDC and RDC Interview Prep30
    • CDC/RDC Whiteboard Framework
    • CDC/RDC Framework Drills
    • Scenario: Metastability Bug
    • Scenario: Metastability Escape in Silicon Bring-up
    • Scenario: Async FIFO Pointer Mismatch
    • Scenario: Waiver Debate
    • Scenario: RDC Waiver Under Tapeout Pressure
    • CDC/RDC Interview Q&A Bank
      • Fundamentals Q&A
      • Protocols and FIFO Q&A
      • Reconvergence and Multi-Bit Q&A
      • Reset and RDC Q&A
      • Signoff and Methodology Q&A
    • CDC/RDC Interview Q&A Bank (Expanded)
  • Capstone: Sign Off a Multi-clock Peripheral4
Loading lesson

‹CDC/RDC Interview Q&A Bank
  1. Topics
  2. CDC & RDC
  3. CDC and RDC Interview Prep
  4. CDC/RDC Interview Q&A Bank
  5. Reconvergence and Multi-Bit Q&A

Part 10 · Interview Prep · All levels

Reconvergence and Multi-Bit Q&A

Six questions on Gray limits, reconvergence and bus strategies, with graded answers.

On this page

    These separate candidates who say "Gray code" from candidates who know where it stops working. Every strong answer below contains a limit.

    Q1: Each bit of a bus has a two-flop synchroniser. What is wrong?

    Field

    Answer

    Interviewer is testing

    The torn-bus reflex.

    Bad answer

    "Nothing, each bit is synchronised."

    Better answer

    "Bits settle at different times, so the destination can mix old and new bits: a torn bus with values the source never sent."

    Strong answer (a 4)

    Adds the skew mechanism (capture-window plus routing skew across bits), rules out more stages as a fix, and offers Gray, handshake, or FIFO by rate.

    Follow-ups

    An impossible-value symptom; why stages do not help.

    Common trap

    "Add a third flop".

    Evidence to cite

    Structural multi-bit-without-protocol flag.

    Taught in

    Bus Tearing

    Q2: State the Gray one-bit rule and two places it fails.

    Field

    Answer

    Interviewer is testing

    Limits of a favourite answer.

    Bad answer

    "Gray code solves multi-bit CDC."

    Better answer

    "Consecutive values differ in one bit, so samples resolve old-or-new; it fails when the source moves several steps per sample or the range wraps non-cleanly."

    Strong answer (a 4)

    Adds reconvergence with other logic as the third failure and states the enforcement (transition assertion, range discipline).

    Follow-ups

    Non-power-of-two handling; Gray plus compare in one gate.

    Common trap

    Treating Gray as a synchroniser rather than an encoding.

    Evidence to cite

    Transition proof plus structural check.

    Taught in

    The One-Bit-Change Rule and Where Gray Fails

    Q3: What is reconvergence, in one minute?

    Field

    Answer

    Interviewer is testing

    Definition with a sketch.

    Bad answer

    "Signals meeting again."

    Better answer

    "Two separately synchronised paths rejoin in one function, so skew between them can glitch the output even though each path is synchronised."

    Strong answer (a 4)

    Draws it (two crossings into one gate), names the classic site (flag comparisons), and states the removal (compare in one domain against one synchronised copy).

    Follow-ups

    Why tools flag it; a legal versus illegal convergence.

    Common trap

    "Synchronised inputs cannot glitch".

    Evidence to cite

    The structural reconvergence report.

    Taught in

    What Is Reconvergence

    Q4: Read this report line: reconvergence on a full flag. What do you do?

    Field

    Answer

    Interviewer is testing

    Report triage.

    Bad answer

    "Waive it, the pointers are Gray."

    Better answer

    "Find which two crossings meet at the flag, check whether the comparison mixes fresh copies from both directions."

    Strong answer (a 4)

    Walks the worked shape (local pointer versus synchronised copy is legal; two synchronised copies in one gate is not), names the fix direction, and demands re-analysis after the fix.

    Follow-ups

    What proof closes it; when convergence is benign.

    Common trap

    Waiving by pointer encoding instead of by comparison structure.

    Evidence to cite

    Re-run reconvergence report.

    Taught in

    Reading a Reconvergence Report

    Q5: A slow control bus changes rarely. Options besides a FIFO?

    Field

    Answer

    Interviewer is testing

    Proportionality: cheap problem, cheap fix.

    Bad answer

    "Async FIFO everywhere."

    Better answer

    "Mux recirculation, handshake for buses, or qualified quasi-static capture depending on change rate and latency needs."

    Strong answer (a 4)

    Prices all three (logic, latency, contract strength) and picks qualified capture for truly static buses with a stated stability contract.

    Follow-ups

    Who enforces the stability contract; what breaks it.

    Common trap

    FIFO-by-default for a 4-bit mode register.

    Evidence to cite

    Stability assertion or constraint plus review.

    Taught in

    Mux Recirculation and Qualified Capture

    Q6 (hardest): when is reconvergence acceptable, and what makes it so?

    Field

    Answer

    Interviewer is testing

    Judgement, not just rules.

    Bad answer

    "Never."

    Better answer

    "When the converging paths are qualified so skew cannot propagate: a stable select with synchronised data, for example."

    Strong answer (a 4)

    What a 4 sounds like: "Assumption: state which signals can move together and which are held. Mechanism: accept only convergence where the output is insensitive to the skew window, such as data captured under a qualified enable that is itself stable. Trade-off: accepting it saves restructuring at the cost of a proof obligation on the qualification. Evidence: a formal or assertion proof of the insensitivity plus the waiver recording exactly which convergence, with expiry on RTL change. Blanket acceptance is never the answer."

    Follow-ups

    What the waiver records; which change reopens it.

    Common trap

    "The tool has a waiver feature, so waive".

    Evidence to cite

    Insensitivity proof plus scoped waiver.

    Taught in

    Why Tools Flag It and Removing Reconvergence

    Common pitfall

    Answering every multi-bit question with Gray code. Gray covers counters; control buses, enables, and resets each have their own pattern, and the interviewer keeps asking until you leave Gray behind.

    Check yourself What connects Q1, Q3, and Q6 into one interview arc?

    Escalating scope: the torn bus (what breaks), reconvergence (where else the same skew idea bites), and acceptable convergence (when the rule bends). An interviewer walking this arc is testing whether your rule has reasons.

    Related topics

    • Next: Reset and RDC Q&A

    • What is reconvergence

    Previous

    175 / 179

    Next: Reset and RDC Q&A

    Up next

    Up nextReset and RDC Q&A

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Fundamentals Q&A
    • Signoff and Methodology Q&A