Memory debug involves silicon (controller/PHY), firmware (training, MRW), board (SI, routing), and software (address map, cache policy). The review memo must name which layer owns the evidence.
SI team: eye diagrams, channel loss, crosstalk.
Firmware: training sequence, mode registers, QoS settings.
Software: memory attributes, DMA buffer alignment, interleave.