Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • STA Glossary
  • STA Metrics Reference
  • STA Mastery Cheatsheet
  • Timing Paths and Checks16
  • Constraints & SDC Fundamentals20
    • Clock Definition & Uncertainty
      • create_clock Rules
      • Waveform and Edge Cases
      • Uncertainty and Jitter
      • Source Versus Network Latency
    • Generated Clocks & Dividers
    • I/O Timing & Boundary Contracts
    • Exceptions & Audit Policy
    • Environment and Design Rules
  • Delay Graph & Path Analysis16
  • Beyond Setup and Hold16
  • Multi-Corner Multi-Mode Signoff16
  • OCV, AOCV, POCV and Variation16
  • Crosstalk and Noise16
  • ECO and Closure16
  • STA Debug Playbook16
  • STA Interview Prep26
  • Capstone Timing Signoff Lab4
Loading lesson

‹Constraints & SDC Fundamentals
  1. Topics
  2. Static Timing Analysis
  3. Constraints & SDC Fundamentals
  4. Clock Definition & Uncertainty

Part 2 · Constraints and SDC · All levels

Clock Definition & Uncertainty

Defining clocks with create_clock, what the waveform means, and how uncertainty and latency are specified.

  • 4topics
  • 4lessons

Every timing result depends on the clocks, so clock definition is the first constraint you write and the first you audit. This topic covers how a clock is created, how its waveform and edge cases work, how uncertainty models jitter and margin, and the difference between source and network latency.

Lesson

After it you can...

create_clock Rules

Write a correct clock definition and say what it implies.

Waveform and Edge Cases

Define non-50% duty cycles and offset clocks.

Uncertainty and Jitter

Choose and apply setup and hold uncertainty.

Source Versus Network Latency

Say which latency applies to which clock model.

The conceptual side of clocks in timing is in Clocks in Timing Analysis; this topic is the constraint syntax and its meaning.

Check yourself Which constraint makes a port a clock, and what does a design with no clock definition report?

create_clock on the port or pin. Without it flops have no clock, their endpoints are unconstrained, and nothing is checked.

Interview

Be able to write create_clock with a period and name from memory and say what it defines: a waveform and a source point, not a delay.

PreviousNext: create_clock Rules

Up next

Up nextcreate_clock Rules

Sign in to save progress

Practice this lessonReport an error

See also

  • Generated Clocks & Dividers
  • I/O Timing & Boundary Contracts
  • Exceptions & Audit Policy