Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • Logic Synthesis Glossary
  • Logic Synthesis Cheatsheet
  • Synthesis Foundations14
  • Logic Optimisation and Mapping20
  • Constraints and Timing15
    • SDC for Synthesis
    • Delay Models and Slack
      • Arrival, Required Time and Slack
      • Setup, Hold and Clock-to-Q
      • Cell Delay Models
      • Wire Delay at Synthesis Time
      • A Static Timing Calculator
    • Timing-Driven Synthesis
  • Sequential, FSM and Memory19
  • Datapath Synthesis14
  • Area, Power and Test14
  • Verification, ECO and Handoff15
  • Flows and Debugging15
  • Interview and Judgment11
Loading lesson

‹Delay Models and Slack
  1. Topics
  2. Logic Synthesis
  3. Constraints and Timing
  4. Delay Models and Slack
  5. Cell Delay Models

Part 3 · Constraints and Timing · Intermediate

Cell Delay Models

Table and linear cell-delay models with a worked interpolation.

On this page

    Cell and net delays

    A path delay is the sum of its stage delays, each split into a cell part and a net part. The cell part comes from the library model; the net part comes from the wire estimate.

    Take an EXAMPLE three-stage path with cell delays 0.17, 0.22 and 0.15 ns and net delays 0.05, 0.04 and 0.06 ns. Cells sum to 0.54 ns, nets to 0.15 ns, and the path to 0.69 ns.

    Stage

    Cell (ns)

    Net (ns)

    Stage total (ns)

    1

    0.17

    0.05

    0.22

    2

    0.22

    0.04

    0.26

    3

    0.15

    0.06

    0.21

    Path

    0.54

    0.15

    0.69

    The table delay model

    A table model looks up delay by input transition (slew) and output load. Points between grid entries interpolate, usually bilinearly in both axes.

    Take an EXAMPLE table with slew points 0.05 and 0.15 ns and load points 0.01 and 0.05 pF. The four entries are 0.10, 0.18, 0.14 and 0.26 ns.

    Diagram
    EXAMPLE table (not real library values), rows slew, columns load
    slew 0.05 ns: load 0.01 pF -> 0.10 ns, load 0.05 pF -> 0.18 ns
    slew 0.15 ns: load 0.01 pF -> 0.14 ns, load 0.05 pF -> 0.26 ns
    query: slew 0.10 ns, load 0.03 pF
    slew fraction = (0.10 - 0.05) / (0.15 - 0.05) = 0.05 / 0.10 = 1/2
    load fraction = (0.03 - 0.01) / (0.05 - 0.01) = 0.02 / 0.04 = 1/2
    delay = (0.10 + 0.18 + 0.14 + 0.26) / 4 = 0.68 / 4 = 0.17 ns

    The linear delay model

    A linear model fits delay as a base plus a load coefficient times the load. It is one multiply-add per stage, with no table storage.

    It misses the input-slew effect: a slow input edge delays the output even at fixed load. Take EXAMPLE base 0.08 ns with coefficient 2.00 ns per pF at 0.05 pF load.

    Diagram
    EXAMPLE parameters (not real library values): base 0.08 ns, coefficient 2.00 ns/pF, load 0.05 pF
    linear delay = 0.08 + 2.00 x 0.05 = 0.08 + 0.10 = 0.18 ns
    the table query above gives 0.17 ns at the same load with a stated slew
    the 0.01 ns gap is the slew the linear form cannot see

    Common mistakes

    Common pitfall

    Quoting one delay number per cell ignores the load and slew it was measured at. The same gate is faster driving a small load with a sharp edge and slower driving a large load with a slow edge.

    Interview

    Likely probes: reading a delay table and naming what the linear form drops.

    • Table lookup interpolates between grid points in slew and load.

    • The linear form keeps the load term and drops the slew term.

    • Path delay is the sum of cell plus net over every stage.

    Check yourself Both fractions are 1/2 in the table query. Why is the answer the plain mean of the four entries?

    Bilinear weights are products of 1/2 and 1/2, so each corner weighs 1/4. Equal quarters give the mean, 0.17 ns.

    Check yourself The linear model says 0.18 ns and the table says 0.17 ns at the same load. Which input could explain the gap?

    The input slew. The linear form has no slew term, so a sharper or slower edge than assumed moves the true delay.

    Related topics

    • Wire Delay at Synthesis Time

    • Cell Libraries and Liberty

    • STA Foundations

    Previous

    44 / 139

    Next: Wire Delay at Synthesis Time

    Up next

    Up nextWire Delay at Synthesis Time

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Arrival, Required Time and Slack
    • A Static Timing Calculator