Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Puzzle Bank
  • SystemVerilog Language Puzzles25
  • Difficulty Guide
  • Full Topic Map
  • Interview-Day Tips
  • OOP & Testbench Puzzles25
  • Concurrency & Timing Puzzles25
  • Randomization & Constraint Puzzles25
  • SVA Assertion Puzzles25
    • Sequence Puzzles
    • Implication Puzzles
    • Temporal Corner Puzzles
      • $past Startup History Hole
      • $rose Sampled on Clock Edge
      • $fell With Non-Overlapped Consequent
      • $stable Repeated Hold Check
      • Cross-Cycle Correlation With $past Depth
      • Vector $rose Sampling Trap
    • Assertion Debug Puzzles
    • SVA Assertion Puzzles: Tricky Q&A
  • Functional Coverage Puzzles25
  • Logic & Aptitude Puzzles25
  • Scenario & Debug Puzzles25
  • Interview Prep: Puzzle Rounds5
  • DV Puzzle Cheatsheet
Loading lesson

‹Temporal Corner Puzzles
  1. Topics
  2. DV Interview Puzzles
  3. SVA Assertion Puzzles
  4. Temporal Corner Puzzles
  5. $rose Sampled on Clock Edge

VLSI DV Interview Puzzles · All levels

$rose Sampled on Clock Edge

Property intent: after start rises, done must be high one cycle later. Timeline: at C40 sample, start observed as 0->1 transition; C41 d1. Determine the verdict.

On this page

    Puzzle

    Difficulty: Easy · Puzzle 2 of 6 · Topic: Temporal Corner Puzzles

    Property intent: after start rises, done must be high one cycle later. Timeline: at C40 sample, start observed as 0->1 transition; C41 done=1. Determine the verdict.

    Code

    design.sv
    property p_rose_delay;
      @(posedge clk) $rose(start) |-> ##1 done;
    endproperty

    Hint

    $rose checks sampled previous value versus current sampled value.

    Step-by-step solution

    Diagram
    1) $rose(start) is true at C40, so implication triggers.
    2) ##1 done requires done at C41.
    3) done is high at C41.

    Answer

    Answer: PASS - sampled rise is detected at C40 and the one-cycle-later done requirement is met.

    Why candidates get it wrong

    Many answers confuse asynchronous transition time with sampled assertion semantics.

    Interviewer follow-up

    If done were high at C40 but low at C41, would this still pass?

    Related topics

    • Back to Temporal Corner Puzzles

    • SVA Assertion Puzzles section

    Previous

    118 / 210

    Next: $fell With Non-Overlapped Consequent

    Up next

    Up next$fell With Non-Overlapped Consequent

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • $stable Repeated Hold Check
    • Cross-Cycle Correlation With $past Depth
    • Vector $rose Sampling Trap