SoC SPI controllers are configurable for mode, speed and chip select. Device description or firmware must match each target's requirements. DMA can reduce CPU service per word, but alignment, granularity and descriptor restrictions are controller-specific.
Verify mode bits in controller config match device datasheet.
CS GPIO vs hardware CS: GPIO adds software latency to CS timing.
SPI flash boot: mode and speed must match ROM bootloader config.